WO2012165263A1 - Method for forming gate insulating film, and device for forming gate insulating film - Google Patents
Method for forming gate insulating film, and device for forming gate insulating film Download PDFInfo
- Publication number
- WO2012165263A1 WO2012165263A1 PCT/JP2012/063219 JP2012063219W WO2012165263A1 WO 2012165263 A1 WO2012165263 A1 WO 2012165263A1 JP 2012063219 W JP2012063219 W JP 2012063219W WO 2012165263 A1 WO2012165263 A1 WO 2012165263A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- forming
- film
- gate insulating
- insulating film
- reforming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- H10P14/69392—
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/401—Oxides containing silicon
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/405—Oxides of refractory metals or yttrium
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
-
- H10D64/01346—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/691—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator comprising metallic compounds, e.g. metal oxides or metal silicates
-
- H10P14/6518—
-
- H10P14/6544—
-
- H10P14/693—
Definitions
- the present invention relates to a method for forming a gate insulating film and an apparatus for forming a gate insulating film.
- High-k film a high dielectric constant film
- Oxide-based materials are attracting attention, and HfSiON films and HfO 2 films are being put into practical use with a relatively low dielectric constant (for example, Patent Document 1).
- CVD Chemical Vapor Deposition
- ALD Advanced Layered Deposition
- a technique called gate-last in which a MOSFET is formed at the end of the process, is being mass-produced.
- a diffusion process or the like that requires high-temperature heat treatment is performed in the first half of the process, and in addition, a part of the metal wiring may be formed when forming the gate.
- thermal budget (Thermal budget)
- an object of the present invention is to provide a gate insulating film forming method and a gate insulating film forming apparatus capable of obtaining a gate insulating film having a high dielectric constant with a small thermal budget.
- a gate insulating film forming method for forming a gate insulating film on a semiconductor substrate, the film forming step for forming a high dielectric constant film on the semiconductor substrate by CVD or ALD.
- a first reforming step for modifying the deposited high dielectric constant film at a temperature lower than the deposition temperature by radical treatment; and the high dielectric film deposited in the first modifying step.
- a method for forming a gate insulating film which includes a second modification step of crystallizing the rate film by performing a heat treatment.
- a gate insulating film forming method for forming a gate insulating film on a semiconductor substrate, the film forming step for forming a high dielectric constant film on the semiconductor substrate by CVD or ALD. And a first modification step for modifying the formed high dielectric constant film at a temperature lower than the crystallization temperature by radical treatment to obtain an amorphous film, and after the first modification step. And a second reforming step of controlling the crystal by performing a rapid temperature increase / decrease process by heat treatment on the high dielectric constant film.
- a gate insulating film forming method for forming a gate insulating film on a semiconductor substrate, the film forming step for forming a high dielectric constant film on the semiconductor substrate by CVD or ALD. And a reforming step of modifying the high dielectric constant film by microwave irradiation to the high dielectric constant film and providing a method for forming a gate insulating film.
- a gate insulating film forming method for forming a gate insulating film on a semiconductor substrate, the film forming step for forming a high dielectric constant film on the semiconductor substrate by CVD or ALD. And a reforming step of modifying the high dielectric constant film by heating the high dielectric constant film with a light emitting diode.
- a gate insulating film forming apparatus for forming a gate insulating film on a semiconductor substrate, and a film forming apparatus for forming a high dielectric constant film on a semiconductor substrate by CVD or ALD.
- a first reforming apparatus for modifying the deposited high dielectric constant film at a temperature lower than the film forming temperature by radical treatment, and a first reforming process by the first reforming apparatus.
- a second reforming apparatus for crystallizing the processed high dielectric constant film by heat treatment; a film forming process in the film forming apparatus; and a first reforming apparatus in the first reforming apparatus.
- a gate insulating film forming apparatus including a control unit configured to control a reforming process and a second reforming process in the second reforming apparatus in this order.
- a processing container for housing a semiconductor substrate, a gas supply mechanism for supplying a film forming gas for forming a high dielectric constant film in the processing container, and a microwave are guided.
- After forming the HfO 2 film in ALD it is a graph showing the concentration of impurities (carbon) in the thickness direction after the first reforming process. It is the figure which calculated
- XPS X-ray photoelectron spectroscopy
- HfO 2 film is a High-k film the current is the dielectric constant ⁇ is about 12, a thickness of 3nm EOT (Equivalent Oxide Thickness: SiO 2 equivalent oxide film thickness) but is 1.02 nm, from Fig. 1,
- EOT Equivalent Oxide Thickness: SiO 2 equivalent oxide film thickness
- the density may be increased by about 10%.
- the first basic concept is to increase the dielectric constant of the film by increasing the density of the high-k film constituting the gate insulating film by the processing of a small thermal budget. Further, in order to obtain a high dielectric constant and density, the film needs to be crystallized.
- FIG. 2 is a flowchart for explaining a method of forming a gate insulating film according to the first embodiment of the present invention.
- the surface of the silicon wafer 1 is cleaned with dilute hydrofluoric acid or the like, and if necessary, a pretreatment is performed to form an interface layer made of SiO 2 (step 1), and then a high-k film is formed ( Step 2).
- a hafnium oxide material film typically a hafnium oxide (HfO 2 ) film or a hafnium silicate (HfSiOx) film can be preferably used.
- the film formation at this time can be performed by CVD or ALD.
- ALD which can form a film at a low temperature and has good step coverage.
- an Hf source gas and an oxidizing agent are used as the film forming gas.
- an organic metal compound can be suitably used.
- an amide-based organic hafnium compound such as TDEAH (tetrakisdiethylaminohafnium), tetrakisethylmethylaminohafnium (TEMAH), hafnium tetratertiarytriboxide ( And alkoxide-based organic hafnium compounds such as HTB).
- TDEAH tetrakisdiethylaminohafnium
- TEMAH tetrakisethylmethylaminohafnium
- HTB hafnium tetratertiarytriboxide
- O 3 gas, H 2 O gas, O 2 gas, NO 2 gas, NO gas, N 2 O gas, or the like can be used.
- the reactivity may be increased by converting the oxidizing agent into plasma.
- radical oxidation using O 2 gas and H 2 gas may be used.
- the HfO 2 film is formed by CVD, the Hf source and the oxidant are simultaneously supplied while heating the silicon wafer to react on the silicon wafer or on the interface layer thereon to form the HfO 2 film. Film.
- the HfO 2 film is formed by alternately repeating the operation of supplying the oxidizing agent after thinly adsorbing the Hf source.
- Hf source gas Si source gas
- oxidizing agent used as the film forming gas.
- the same materials as those for the HfO 2 film can be used.
- the Si source include amide organic silicon compounds such as TDMAS (tetrakisdimethylaminosilane), alkoxide organic silicon compounds such as TEOS (tetraethoxysilane), and inorganic silane compounds such as disilane (Si 2 H 6 ). be able to.
- the HfSiOx film is formed by CVD, the Hf source, the Si source gas, and the oxidant are simultaneously supplied while heating the silicon wafer, and the HfSiOx film is reacted on the silicon wafer or on the interface layer thereon. Is deposited.
- the HfSiOx film is formed by repeating the operation of supplying the oxidizing agent after thinly adsorbing the Hf source and oxidizing it, and then oxidizing after thinly adsorbing the Si source.
- a film formation temperature of 350 to 600 ° C., for example, about 500 ° C. is used, and when the film is formed by ALD, 150 to 350 ° C., for example, 300 A film forming temperature of about 0 ° C. is used.
- the state of film formation by CVD or ALD is as shown in FIG. 3A.
- the film contains a large amount of impurities, and the arrangement of atoms is irregular and amorphous. Is. Therefore, in this state, since the density is low and the film quality is poor, the dielectric constant is low. In particular, in the case of ALD, since the film is formed at a low temperature, impurities are likely to remain.
- a first modification process is performed by a radical process at a low temperature (step 3).
- a radical treatment as shown in FIG. 3B, impurities in the film are removed to improve the film quality and increase the density of the film. If the temperature of this radical treatment exceeds the film formation temperature, the effect of increasing the density will be reduced. Therefore, the temperature is preferably below the film formation temperature.
- ultraviolet-excited radical oxidation treatment and microwave plasma treatment can be suitably used.
- This reforming treatment is preferably a small thermal budget, and can effectively remove impurities in the film without increasing the high-k film itself and the interface layer as much as possible.
- an ultraviolet ray at 350 ° C. or lower is preferable.
- Excited radical oxidation treatment can be suitably used.
- ultraviolet-excited radical oxidation treatment at room temperature can be suitably used.
- UV-excited radical oxidation treatment is performed in an O 2 gas-containing atmosphere is preferably the partial pressure of O 2 gas is 1.33Pa or more.
- Such ultraviolet-excited radical oxidation treatment can be performed using an ultraviolet irradiation apparatus shown in FIG.
- microwave plasma has an advantage of high plasma density and low electron temperature.
- the processing gas O 2 gas, a rare gas such as Ar, N 2 gas, or the like can be suitably used. Specifically, O 2 gas, O 2 gas + rare gas, rare gas, or rare gas + N 2 gas can be used. However, when O 2 gas is used, the interface layer tends to increase in thickness.
- the temperature during the microwave plasma treatment is more preferably 350 ° C. or lower.
- Such microwave plasma processing can be performed using a microwave plasma processing apparatus shown in FIGS.
- the second reforming process is performed to crystallize the High-k film as shown in FIG. 3C (step 4).
- the second reforming process is a heat treatment for giving energy for crystallization, and needs to be performed with a thermal budget that does not affect the device. Since impurities are removed from the high-k film by the first modification process, the film can be crystallized by a small thermal budget in the second modification process.
- Examples of such a crystallization process with a small thermal budget include spike annealing using a RTP (Rapid Thermal Process) apparatus such as lamp heating.
- This spike annealing is performed at a high temperature of 600 to 900 ° C. but in a short time of about 0.1 to 1 sec. Therefore, it is possible to perform processing with a small thermal budget.
- it may be a heat treatment at a temperature of 700 ° C. or lower using a resistance heating heat treatment.
- the holding time is preferably 3 minutes or less.
- the temperature is preferably 450 ° C. or higher for sufficient crystallization.
- microwave irradiation treatment is also suitable as the second modification treatment.
- MIT can directly heat a High-k film by internal heating with electromagnetic energy, and can perform crystallization at a low temperature of 500 ° C. or lower. For this reason, it is possible to perform a reforming process with extremely little thermal budget and very little thermal diffusion and reoxidation.
- Such a microwave irradiation process can be performed using a microwave heating apparatus shown in FIG.
- LED heating uses not the black body radiation of the heating source but electromagnetic radiation by recombination of electrons and holes, so that the thermal budget is small and the heating / cooling speed is extremely large. Further, since it is GaN and GaAs which are frequently used as LED element absorptivity to silicon is high low absorptance of HfO 2 or HfSiOx, be crystallized without significantly raising the temperature of the HfO 2 film and HfSiOx film Can do. Such LED heating can be performed using the LED heating apparatus shown in FIG.
- the second modification treatment can also be performed by UVRF treatment using both ultraviolet irradiation and radical irradiation.
- the film forming process in step 2 the first reforming process in step 3, and the second reforming process in step 4 may be performed using different processing apparatuses. Even if the film forming process 2 and the first reforming process 3 in the step 3 are performed in the same apparatus, the first reforming process in the process 3 and the second reforming process in the process 4 are performed in the same apparatus. Steps 2 to 4 may be performed using the same apparatus.
- the first reforming process in step 3 may be repeated twice or more, and the second reforming process in step 4 may be repeated twice or more.
- the continuous processes in step 2 and step 3 may be repeated one or more times.
- the continuous processes of the processes 2 to 4 may be repeated once or more.
- step 3 When repeating the film forming process in step 2 and the first reforming process in step 3, it is conceivable to perform the first reforming process every time a predetermined film thickness is formed.
- the first reforming process thereafter increases the interfacial oxide film between the thin high-k film and the silicon wafer, thereby increasing the EOT. It has been found.
- the initial film thickness is preferably set to 1.05 nm or more.
- an HfO 2 film was formed by ALD, and in the first reforming process, a microwave plasma process (radical process) was performed.
- the apparatus an apparatus capable of performing a film forming process and a first reforming process shown in FIG. 31 described later in the same chamber was used.
- FIG. 4 shows the change in the number of cycles for performing the first reforming process by microwave plasma treatment (radical treatment) for 40 sec when a 2.5 nm HfO 2 film is formed by 31 cycles of ALD film formation treatment.
- it is a diagram showing the thickness of the interface layer (SiO 2 film) in the case where is.
- the film thickness of the interface layer when the first modification process is performed after 31 cycles of film formation is 0.16 nm, which is the same film thickness as when the modification process is not performed. Yes, no film increase.
- the film thickness (number of cycles) until the first reforming treatment is reduced (reduced) the film thickness of the interface layer increases, and in 8 cycles, the film thickness is vigorously increased to around 0.54 nm.
- the limit film thickness (the minimum film thickness at which the interface layer does not increase) is in the vicinity of 15 cycles. However, at 15 cycles (film thickness 1.25 nm), the interface layer thickness is 0. The film thickness is 24 nm, compared with 31 cycles. Therefore, in order not to increase the film thickness by 15 cycles of film formation, it is necessary to weaken the microwave plasma treatment (radical treatment) that is the first modification treatment.
- the film thickness of the interface layer was determined by X-ray photoelectron spectroscopy (XPS) (hereinafter the same).
- FIG. 5 is a diagram showing the relationship between the horizontal axis representing the microwave plasma treatment time after 15 cycles of film formation and the vertical axis representing the thickness of the interface layer. As shown in this figure, it can be seen that if the time of the first reforming treatment by the microwave plasma treatment is reduced to 10 sec, the film increase is eliminated even in 15 cycles.
- FIG. 6 is a diagram showing the relationship between the number of reforming treatment start cycles and the film thickness of the interface layer at this time.
- the diamond-shaped plots in the figure indicate that after film formation is performed up to the illustrated cycle, microwave plasma treatment, which is the first modification process, is performed for 1 sec, and then the first modification process is performed every cycle of the film formation.
- the microwave plasma treatment is performed every 1 second, and the triangular plot shows that the film is formed until the cycle shown in the figure, and then the microwave plasma treatment, which is the first modification treatment, is performed for 3 seconds.
- the microwave plasma treatment, which is the first reforming treatment is performed every 1 sec.
- the plot of x is obtained by performing the film formation up to the illustrated cycle, performing the microwave plasma treatment as the first modification treatment for 10 seconds, and then performing the film formation for the remaining cycles.
- the microwave plasma treatment which is the first modification process, was performed for 10 seconds, and then the remaining 16 cycles of film formation were performed (see FIG. 5).
- the conditions for the microwave plasma treatment were as follows: the pressure in the chamber: 20 Pa, the microwave output per microwave introduction mechanism: 200 W, and the gap between the microwave introduction mechanism and the wafer: 80 mm.
- the film thickness of 13 cycles is the limit film thickness. 13 cycles corresponds to a film thickness of 1.05 nm. Therefore, when the film formation process in step 2 and the first modification process in step 3 are repeatedly performed, the first film formation process is performed with a film thickness of 1.05 nm or more.
- the plasma treatment is preferably performed for 10 seconds or less. That is, when the number of repetitions of the film formation process and the first modification process is 2 or more, the film thickness is not proportionally divided, and the film thickness of the first film formation process is 1.05 nm regardless of the number of repetitions. It is preferable to make it above.
- the preferable upper limit value of the initial film thickness is not derived from the above experimental results, it is preferable that the initial film thickness is thin, and 1.21 nm or less is preferable. 1.21 nm corresponds to 15 cycles in the above experiment.
- impurities in the film are removed by the first modification process by radical treatment at a temperature lower than the film formation temperature to improve the film quality.
- the film density can be increased, and the dielectric constant of the film can be greatly increased by crystallizing the film with a smaller thermal budget for subsequent heat treatment. Further, by selecting the conditions, it is possible to suppress the increase in the thickness of the interface layer.
- FIG. 7 is a diagram showing the concentration of impurities (carbon) in the film thickness direction after the first modification process is performed after the HfO 2 film is formed by ALD.
- an HfO 2 film that was processed in-situ at 3.5 nm three times on Si was formed to a thickness of 10 nm, and an as-depo HfO 2 film was formed to a thickness of 10 nm.
- the carbon concentration became a high value at a film forming temperature of 310 ° C. From this, it is derived that it is advantageous to perform the first reforming process at a low temperature.
- FIG. 8 is a diagram showing the relationship between the amount of film increase and the film thickness of the interface layer during various reforming treatments, and also shows an enlarged view of a circled part.
- UV-O ultraviolet irradiation treatment
- microwave plasma-O microwave plasma-O
- FIG. 9A is a graph showing the relationship between the oxidation temperature of UV-O and the thickness of the interface layer
- FIG. 9B shows the thickness of the interface layer under various conditions of UV-O at room temperature at 450 ° C. and 0.10 Torr. It is the figure compared with the case of the process on the standard conditions. From these figures, the thickness of the interface layer decreases as the temperature of UV-O decreases, and UV-O at room temperature can be reduced by about 0.2 nm compared to the standard condition.
- FIG. 10 shows the change of the binding energy of 4f of Hf during each treatment by X-ray irradiation during XPS measurement, and shows the stability of the film. From this figure, when annealing at 700 ° C., the change in binding energy of 4f of Hf is small and the stability of the film is high. However, in the case of performing UV irradiation treatment in an O 2 atmosphere and microwave plasma treatment, The change in binding energy is large.
- FIG. 11A, FIG. 11B, and FIG. 11C respectively show an as depo state of a 2.5 nm thick HfO 2 film, HfO when spike annealing is performed at 900 ° C., and when annealing is performed at 900 ° C. for 10 minutes.
- XPS X-ray photoelectron spectroscopy
- FIGS. 12A and 12B are diagrams showing an as depo state of a 4.0 nm-thickness HfO 2 film and XPS spectra when MIT is performed at 600 W for 30 minutes, respectively. From this figure, it was confirmed that crystallization can be performed by MIT for 30 min at 600 W at a film thickness of 4.0 nm.
- FIG. 13 is a diagram showing an as depo state of a 2.5 nm thick HfO 2 film, a spike annealed at 600 ° C., and an XPS spectrum when MIT is performed at 2000 W for 30 min. It was confirmed that when the film thickness is 2.5 nm, crystallization can be performed in the same manner as when spike annealing at 600 ° C. is performed under conditions of a high output and a long time of 30 minutes at 2000 W.
- FIG. 14 shows the electrical characteristics of the gate insulating film thus obtained.
- FIG. 14 is a diagram showing the relationship between the horizontal axis representing the EOT of the film and the vertical axis representing the leakage current (Jg).
- a broken line indicates a trend when the reforming process is not performed
- a white circle indicates a case where the first reforming process is performed with Ar plasma
- a black circle indicates that the first reforming process is performed with Ar nitrogen plasma. Show the case.
- the number in each plot is the temperature of the second reforming process.
- the EOT and the leakage current tend to be improved by performing the first reforming process and the second reforming process. Also, under the above conditions, it is confirmed that the EOT and leakage current are most reduced when Ar nitrogen plasma treatment is performed as the first modification treatment and then the second modification treatment is performed at 680 ° C. It was done.
- a high-density crystallized High-k film can be obtained, and a relatively high dielectric constant can be obtained.
- step 11 after pre-processing (step 11) is performed as in step 1 of the first embodiment, CVD or ALD is performed as in the second step of the first embodiment.
- CVD or ALD is performed as in the second step of the first embodiment.
- a hafnium oxide material film typically, an HfO 2 film and an HfSiOx film are formed (step 12).
- a first reforming process is subsequently performed by a radical process at a low temperature so that the High-k film is in an amorphous state at that time (step 13).
- a radical process is subsequently performed by a radical process at a low temperature so that the High-k film is in an amorphous state at that time (step 13).
- step 13 is film formation at a low temperature so that the crystal becomes amorphous without almost crystallizing during the film formation process in step 12?
- the film is actively amorphized by irradiating the high-k film with ions such as Ar ions by applying a bias.
- radical treatment for amorphization examples include a microwave plasma treatment using a rare gas such as Ar gas, which is made amorphous by applying a high frequency bias to a silicon substrate and irradiating the film with Ar ions. be able to.
- a rare gas such as Ar gas
- the second reforming process is performed by rapid temperature increase / decrease at 450 ° C. or more (step 14).
- cubic which is a high-temperature phase crystallized during heating, is brought to room temperature and the dielectric constant can be increased.
- the high-k film is brought into an amorphous state before the step 14 when the monochronic crystallizes even a little before the step 14, most of it becomes monoclinic regardless of the subsequent processing. This is because it becomes difficult to control the crystal.
- the High-k film is HfO 2
- Si, Zr, Y, Ce, Sr, N, and the like can be cited as components that promote phase change.
- the method of containing these include a method of stacking an HfZrOx film or an HfSiOx film on an HfO 2 film, a method of using a compound containing these components as part of a film forming raw material during film formation, and the like. It is also effective to dope these components into the film. It is also preferable to introduce Ti or Ba, which is a component that promotes polarization, into the film.
- a method of containing Ti a method of stacking HfTiOx, a method of using a compound containing Ti and these components as a part of a film forming raw material during film formation, or the like can be used.
- N in the film because tetragonal having a high dielectric constant can be crystallized.
- N in the High-k film it is preferable to use a technique of doping N into the film by drawing N ions in addition to Ar ions during the radical treatment.
- MIT microwave irradiation process
- step 21 the same pretreatment as in step 1 in the first embodiment is performed (step 21), and then a high-k film is formed by CVD or ALD as in step 2. (Step 22), and then a modification process using MIT (Step 23).
- the film can be densified and crystallized at the same time with a very small thermal budget.
- the microwave frequency at this time 860 MHz or more can be used.
- a higher modification effect can be expected by microwave irradiation at a high frequency such as 2.45 GHz or 5.8 GHz.
- the microwave electric field formed by MIT may not only crystallize monoclinically but also acts on the polarized part of the High-k film, and may control the crystallinity.
- the density of the film can be reduced to about 9.8 g / cm 2 , which is 9.68 g which is the theoretical density of the monoclinic HfO 2 film. A value higher than / cm 2 was obtained. From this, it is presumed that cubic (density 10.2 g / cm 2 ) having a higher density is crystallized.
- HfO 2 films having a film thickness of 2.5 nm and 3.5 nm are formed as High-k films, and will be described later.
- a gate insulating film was formed by performing a modification process using MIT with the processing apparatus shown in FIG. The conditions at that time were microwave output: 2000 W and processing time: 3 min.
- FIG. 18 shows the electrical characteristics of the gate insulating film thus obtained.
- FIG. 18 is a diagram showing the relationship between the horizontal axis representing the EOT of the film and the vertical axis representing the leakage current (Jg).
- FIG. 18 also plots an as depo that is not subjected to the reforming process and a lamp that is subjected only to lamp annealing at 700 ° C. as the reforming process.
- step 31 the same pretreatment as in step 1 in the first embodiment is performed (step 31), and then a high-k film is formed by CVD or ALD as in step 2. (Step 32), and then a modification treatment by heating the LED (step 33).
- the LED heating is heating using electromagnetic radiation due to recombination of electrons and holes, not black body radiation of the heating source, and also has a high absorptance with respect to the silicon substrate. Therefore, the HfO 2 film or HfSiOx The modification can be carried out without increasing the temperature of the membrane so much. Since impurities can be removed to some extent by the LED, it is possible to increase the density and crystallize only by heating the LED.
- FIG. 20 is a diagram illustrating an example of a processing system for realizing the first embodiment.
- the processing system 100 performs the processing after the step 2 on the silicon wafer after the preprocessing of the step 1 is performed.
- this processing system 100 includes two film forming apparatuses 1 and 2 for forming a High-k film, and a first modification for performing a first modification process on the High-k film. And a second reforming treatment device 4 for performing a second reforming treatment.
- the film forming devices 1 and 2 and the first and second reforming treatment devices 3 and 4 are provided. Are respectively provided corresponding to the four sides of the wafer transfer chamber 5 having a hexagonal shape. Load lock chambers 6 and 7 are provided on the other two sides of the wafer transfer chamber 5, respectively.
- a wafer loading / unloading chamber 8 is provided on the opposite side of the load lock chambers 6 and 7 to the wafer transfer chamber 5, and a silicon wafer (hereinafter referred to as “wafer loading / unloading chamber 8”) is disposed on the opposite side of the load lock chambers 6 and 7. Ports 9, 10, and 11 for attaching three FOUPs F capable of accommodating W (simply referred to as wafers) are provided.
- the film forming apparatuses 1 and 2, the first and second reforming apparatuses 3 and 4, and the load lock chambers 6 and 7 are connected to each side of the wafer transfer chamber 5 through gate valves G as shown in FIG. These are connected, and are communicated with the wafer transfer chamber 5 by opening each gate valve G, and are disconnected from the wafer transfer chamber 5 by closing each gate valve G.
- a gate valve G is also provided at a portion of the load lock chambers 6 and 7 connected to the wafer loading / unloading chamber 8.
- the load lock chambers 6 and 7 open the gate loading / unloading chamber 8 by opening the gate valve G. 8, and is closed from the wafer loading / unloading chamber 8 by closing them.
- the wafer transfer apparatus that carries the wafer W into and out of the film forming apparatuses 1, 2, the first and second modification processing apparatuses 3 and 4, and the load lock chambers 6 and 7. 12 is provided.
- the wafer transfer device 12 is disposed substantially at the center of the wafer transfer chamber 5 and has two blades 14 a and 14 b that hold the wafer W at the tip of a rotatable / extensible / retractable portion 13 that can be rotated and extended. These two blades 14a and 14b are attached to the rotating / extending / contracting portion 13 so as to face opposite directions.
- the wafer transfer chamber 5 is maintained at a predetermined degree of vacuum.
- the ceiling of the wafer loading / unloading chamber 8 is provided with a HEPA filter (not shown), and clean air from which organic substances and particles have been removed through the HEPA filter is lowered into the wafer loading / unloading chamber 8.
- the wafer W is supplied in a flow state and is loaded and unloaded in a clean air atmosphere at atmospheric pressure.
- Shutters (not shown) are provided in the three ports 9, 10, 11 for attaching the FOUP F of the wafer carry-in / out chamber 8, and the wafers W are accommodated in these ports 9, 10, 11 or empty.
- the hoop is directly attached, and when it is attached, the shutter is released to communicate with the wafer loading / unloading chamber 8 while preventing the outside air from entering.
- An alignment chamber 15 is provided on the side surface of the wafer carry-in / out chamber 8 where the wafer W is aligned.
- a wafer transfer device 16 for loading / unloading the wafer W into / from the FOUP F and loading / unloading the wafer W into / from the load lock chambers 6, 7 is provided.
- the wafer transfer device 16 has two articulated arms, and can run on the rail 18 along the direction in which the hoops F are arranged, and the wafer W is placed on the hand 17 at the tip thereof. Transport.
- FIG. 20 shows a state where one hand 17 exists in the wafer loading / unloading chamber 8 and the other hand is inserted into the FOUP F.
- the components of the processing system 100 are connected to and controlled by a control unit 20 that is a computer. It is the composition which becomes.
- the control unit 20 is connected to a user interface 21 including a keyboard for an operator to input commands for managing the system, a display for visualizing and displaying the operating status of the system, and the like.
- the control unit 20 includes a control program for realizing various processes executed by the system under the control of the control unit 20, and a program for causing each component unit to execute a process according to a processing condition, that is, a process recipe. Is stored.
- the processing recipe is stored in a storage medium in the storage unit 22.
- the storage medium may be a hard disk or a portable medium such as a CDROM, DVD, or flash memory. Moreover, you may make it transmit a recipe suitably from another apparatus via a dedicated line, for example.
- control unit 20 may directly control each component unit, or may provide an individual controller for each component unit and control it via them.
- the FOUP F containing the pre-processed wafer W is loaded.
- one wafer W is taken out from the FOUP F and carried into the alignment chamber 15 by the wafer transfer device 16 in the wafer carry-in / out chamber 8 held in a clean air atmosphere at atmospheric pressure, and the wafer W is aligned.
- the wafer in the load lock is taken out by the wafer transfer device 12 in the wafer transfer chamber 5. Is loaded into the film forming apparatus 1 or 2, and the film forming process of step 2 is performed.
- the wafer W on which the High-k film has been formed is taken out by the wafer transfer device 12 and subsequently carried into the first reforming device 3 to perform the first reforming process in step 3.
- the wafer W in the first modification processing apparatus 3 is taken out by the wafer transfer device 12 and inserted into the second modification processing apparatus 4 to perform the second modification processing in step 4.
- the wafer W after film formation is loaded into one of the load lock chambers 6 and 7 by the wafer transfer device 12 and returned to atmospheric pressure, and then the load lock is performed by the wafer transfer device 16 in the wafer carry-in / out chamber 8.
- the wafer W in the room is taken out and accommodated in one of the FOUPs F. Such an operation is performed on one lot of wafers W, and one set of processing is completed.
- the film forming process, the first modifying process and the second modifying process can be performed continuously without breaking the vacuum, and a high-quality crystallized gate insulating film is obtained. It is formed.
- FIG. 21 is a cross-sectional view illustrating an example of the film forming apparatus 1.
- the film forming apparatus 1 has a substantially cylindrical chamber 31 that is hermetically configured, and a susceptor 32 for horizontally supporting a wafer W that is an object to be processed is provided in the lower center portion of the chamber 31.
- the cylindrical support member 33 is arranged in a supported state.
- the susceptor 32 is made of a ceramic such as AlN.
- a heater 35 is embedded in the susceptor 32, and a heater power source 36 is connected to the heater 35.
- thermocouple 37 is provided in the vicinity of the upper surface of the susceptor 32, and a signal of the thermocouple 37 is transmitted to the controller 38.
- the controller 38 transmits a command to the heater power supply 36 in accordance with a signal from the thermocouple 37, controls the heating of the heater 35, and controls the wafer W to a predetermined temperature.
- a quartz liner 39 is provided on the inner wall of the chamber 31 and on the outer periphery of the susceptor 32 and the support member 33 to prevent deposits from accumulating.
- a purge gas shield gas
- the quartz liner 39 can be removed so that the maintenance in the chamber 31 can be performed efficiently.
- a circular hole 31 b is formed in the top wall 31 a of the chamber 31, and a shower head 40 protruding into the chamber 31 from there is fitted.
- the shower head 40 is for discharging a film-forming gas into the chamber 31, and has a first introduction path 41 through which a source gas is introduced and a second introduction system through which an oxidant is introduced.
- the introduction path 42 is connected. Inside the shower head 40, spaces 43 and 44 are provided in two upper and lower stages.
- a first introduction path 41 is connected to the upper space 43, and a first gas discharge path 45 extends from the space 43 to the bottom surface of the shower head 40.
- a second introduction path 42 is connected to the lower space 44, and a second gas discharge path 46 extends from the space 44 to the bottom surface of the shower head 40.
- the shower head 40 is a post-mix type in which the metal source gas and the oxidant are not mixed and are uniformly diffused in the spaces 43 and 44 and discharged independently from the discharge passages 45 and 46, respectively.
- the susceptor 32 can be moved up and down by a lifting mechanism (not shown), and the process gap is adjusted so as to minimize the space exposed to the source gas.
- An exhaust chamber 51 protruding downward is provided on the bottom wall of the chamber 31.
- An exhaust pipe 52 is connected to the side surface of the exhaust chamber 51, and an exhaust device 53 is connected to the exhaust pipe 52. By operating the exhaust device 53, the inside of the chamber 31 can be depressurized to a predetermined degree of vacuum.
- a loading / unloading port 54 for loading / unloading the wafer W to / from the wafer transfer chamber 5 and a gate valve G for opening / closing the loading / unloading port 54 are provided.
- the raw material gas and the oxidizing agent those described above can be used.
- the raw material gas passes through the first introduction passage 41 and the oxidizing agent passes through the second introduction passage 42 at the same time.
- the raw material gas is supplied, for example, by pumping a liquid raw material from a raw material container and vaporizing it with a vaporizer.
- the wafer W is loaded into the chamber 31, and then the inside thereof is evacuated to a predetermined vacuum state, and the heater 35 is heated to a predetermined temperature.
- the source gas and the oxidizing agent are simultaneously introduced into the chamber 31 via the shower head 40 via the first introduction path 41 and the second introduction path 42, and in the case of ALD, these are alternately switched.
- the chamber 31 In this state, in the case of CVD, the source gas and the oxidizing agent are simultaneously introduced into the chamber 31 via the shower head 40 via the first introduction path 41 and the second introduction path 42, and in the case of ALD, these are alternately switched.
- the source gas and the oxidizing agent are simultaneously introduced into the chamber 31 via the shower head 40 via the first introduction path 41 and the second introduction path 42, and in the case of ALD, these are alternately switched.
- the source gas and the oxidant react on the heated wafer W, and a predetermined High-k film is formed on the wafer W.
- FIG. 22 is a cross-sectional view showing a first example of the first reforming apparatus.
- the first reforming apparatus 3-1 has a substantially cylindrical chamber 61 that is airtight, and a support member 62 that rotatably supports the wafer W is rotated in the chamber 61. It is provided as possible.
- a rotation shaft 63 of the support member 62 extends downward and is rotated by a rotation drive mechanism 64 outside the chamber 61.
- An annular exhaust path 65 is provided on the outer periphery of the chamber 61, and the chamber 61 and the exhaust path 65 are connected via an exhaust hole 66.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 65 so that the chamber 61 is exhausted.
- An ultraviolet lamp 67 for irradiating ultraviolet rays is provided on the top wall of the chamber 61 so that the wafer W in the chamber 61 is irradiated with ultraviolet rays.
- a gas introduction pipe 68 is inserted into the top wall of the chamber 61, and a gas supply pipe 69 is connected to the gas introduction pipe 68, and O 2 gas is connected via the gas supply pipe 69 and the gas introduction pipe 68. Is introduced into the chamber 61.
- a lamp chamber 70 is provided at the bottom of the chamber 61, and a translucent plate 71 made of a transparent material such as quartz is provided on the upper surface of the lamp chamber 70.
- a plurality of heating lamps 72 are provided in the lamp chamber, and the wafer W can be heated.
- a bellows 73 is provided between the bottom surface of the lamp chamber 70 and the rotation drive mechanism 64 so as to surround the rotation shaft 63.
- the wafer W is evacuated to a predetermined vacuum state and supported by the rotation drive mechanism 64.
- the wafer W is rotated through the member 62 and the wafer W is heated to a predetermined temperature by the lamp 72 in the lamp chamber 70 as necessary. In the case of processing at room temperature, the lamp 72 is not used.
- the High-k film on the wafer W is subjected to ultraviolet-excited radical oxidation treatment as the first modification treatment. This removes impurities from the High-k film and densifies the film.
- FIG. 23 is a cross-sectional view showing a second example of the first reforming apparatus.
- the first reforming apparatus 3-2 includes a substantially cylindrical chamber 81, a susceptor 82 provided therein, and a gas introduction unit 83 for introducing a processing gas provided on the side wall of the chamber 81.
- a planar antenna 84 provided with a large number of microwave transmission holes 84a, a microwave generation unit 85 for generating micros, and a microwave generation unit 85 in a plane.
- a microwave transmission mechanism 86 that leads to the antenna 84.
- a microwave transmission plate 91 made of a dielectric is provided below the planar antenna 84, and a shield member 92 is provided on the planar antenna 84.
- the shield member 92 has a water cooling structure.
- a slow wave material made of a dielectric may be provided on the upper surface of the planar antenna 84.
- the microwave transmission mechanism 86 includes a waveguide 101 extending in the horizontal direction for guiding microwaves from the microwave generation unit 85, a coaxial waveguide 102 including an inner conductor 103 and an outer conductor 104 extending upward from the planar antenna 84, A mode conversion mechanism 105 provided between the waveguide 101 and the coaxial waveguide 102 is provided.
- Reference numeral 93 denotes an exhaust pipe.
- the susceptor 82 is connected to a high frequency power source 106 for ion attraction, and ions can be drawn into the high-k film to make the film amorphous.
- the first reforming apparatus 3-2 configured in this manner guides the microwave generated by the microwave generation unit 85 to the planar antenna 84 in a predetermined mode via the microwave transmission mechanism 86, and the planar antenna 84
- the microwave is uniformly supplied into the chamber 81 through the microwave transmission hole 84a and the microwave transmission plate 91, and the processing gas supplied from the gas introduction part 83 is converted into plasma by the microwave, and the wafer is released by radicals in the plasma.
- a first reforming process (microwave plasma process) is performed on the High-k film on W.
- the processing gas O 2 gas, O 2 gas + rare gas, rare gas, or rare gas + N 2 gas can be used.
- FIG. 24 is a cross-sectional view showing a third example of the first reforming apparatus.
- the first reforming apparatus 3-3 has a substantially cylindrical chamber 111 that is airtight, and a susceptor 112 on which a wafer W is placed supports the center thereof. It is provided in a state supported by the legs 113.
- a heater 114 is embedded in the susceptor 112, and a heater power source 115 is connected to the heater 114, and the temperature of the wafer W is controlled by a controller (not shown) based on a temperature signal of a thermocouple (not shown). Is to control.
- the exhaust path 116 is annularly provided on the outer periphery of the chamber 111, and the chamber 111 and the exhaust path 116 are connected via an exhaust hole 117.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 116 so that the chamber 111 is exhausted.
- microwave introduction mechanism 118 that constitute a microwave plasma source and introduce microwaves for plasma generation into the chamber 111 are provided.
- This microwave introduction mechanism 118 is a miniaturization of the microwave introduction mechanism of the second example, and includes a waveguide made of a cylindrical coaxial cable, a planar antenna provided at the tip thereof, and a waveguide. And a tuner movably provided on the tube. Since the tuner is provided integrally with the antenna portion, the tuner can be a slag tuner having a simple structure, and the microwave introduction mechanism 118 can be configured to be extremely compact.
- a gas introduction pipe 119 is inserted in the top wall of the chamber 111, and a gas supply pipe 120 is connected to the gas introduction pipe 119, and the processing gas is passed through the gas supply pipe 120 and the gas introduction pipe 119. It is introduced into the chamber 111.
- the first reforming apparatus 3-3 configured as described above first loads the wafer W into the chamber 111 and then evacuates the wafer W to a predetermined vacuum state.
- the generated microwave is amplified by an amplifier and guided to the microwave introduction mechanism 118 through the waveguide, and the microwave is introduced into the chamber 111 from the planar antenna built therein, and the gas supply pipe 120 and the gas introduction pipe are introduced.
- a processing gas is introduced into the chamber 111 via 119, the processing gas is turned into plasma by microwaves, and a first modification process (microwave plasma processing) is performed on the High-k film on the wafer W by radicals in the plasma. Apply.
- As the processing gas O 2 gas, O 2 gas + rare gas, rare gas, or rare gas + N 2 gas can be used.
- the microwave introduction mechanism 118 of this example has a compact structure, the degree of freedom of installation is high, and the microwave can be efficiently irradiated to the wafer W by changing the angle according to the height position of the wafer W or the like. It is possible to adjust to.
- FIG. 26 is a cross-sectional view showing a first example of the second reforming apparatus.
- the second reforming apparatus 4-1 has a substantially cylindrical chamber 121 that is hermetically configured, and a support member 122 that rotatably supports the wafer W rotates in the chamber 121. It is provided as possible.
- a rotation shaft 123 of the support member 122 extends downward and is rotated by a rotation drive mechanism 124 outside the chamber 121.
- the exhaust path 125 is provided in an annular shape on the outer periphery of the chamber 121, and the chamber 121 and the exhaust path 125 are connected via an exhaust hole 126.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 125 so that the chamber 121 is exhausted.
- a gas introduction pipe 128 is inserted into the top wall of the chamber 121, and a gas supply pipe 129 is connected to the gas introduction pipe 128, and the processing gas is supplied to the chamber through the gas supply pipe 129 and the gas introduction pipe 128. 121 is introduced.
- a rare gas such as Ar gas or N 2 gas can be suitably used.
- a lamp chamber 130 is provided at the bottom of the chamber 121, and a translucent plate 131 made of a transparent material such as quartz is provided on the upper surface of the lamp chamber 130.
- a plurality of heating lamps 132 are provided in the lamp chamber, and the wafer W can be heated.
- a bellows 133 is provided between the bottom surface of the lamp chamber 130 and the rotation drive mechanism 124 so as to surround the rotation shaft 123.
- the wafer W is evacuated to a predetermined vacuum state, and the processing gas is put into the chamber 121.
- the wafer W is rotated by the rotation drive mechanism 124 via the support member 122 and the temperature of the wafer W is rapidly raised by the lamp 132 of the lamp chamber 130 and reaches a predetermined temperature, the lamp 132 is turned off. The temperature drops rapidly. As a result, the high-k film can be crystallized with a small thermal budget.
- the lamp chamber 130 may be disposed above the wafer W. In that case, a cooling mechanism may be provided on the back surface side of the wafer W to enable more rapid temperature reduction.
- FIG. 27 is a cross-sectional view showing a second example of the second reforming apparatus.
- the second reforming apparatus 4-2 has a substantially cylindrical chamber 141 that is airtight, and a susceptor 142 on which the wafer W is placed supports the center in the chamber 141. It is provided in a state supported by the legs 143.
- a resistance heater 144 is embedded in the susceptor 142, and a heater power source 145 is connected to the heater 144, and the wafer W is controlled by a controller (not shown) based on a temperature signal of a thermocouple (not shown). The temperature is controlled.
- An exhaust path 146 is annularly provided on the outer periphery of the chamber 141, and the chamber 141 and the exhaust path 146 are connected via an exhaust hole 147.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 146 so that the chamber 141 is exhausted.
- a gas introduction pipe 148 is inserted into the top wall of the chamber 141, and a gas supply pipe 149 is connected to the gas introduction pipe 148, so that the processing gas is supplied to the chamber 141 through the gas supply pipe 149 and the gas introduction pipe 148.
- a rare gas such as Ar gas or N 2 gas can be suitably used.
- the wafer W is evacuated to a predetermined vacuum state, and the processing gas enters the chamber 141.
- the wafer W is heated by the resistance heater 144, and when the temperature reaches a predetermined temperature of 700 ° C. or lower, the temperature is maintained for a predetermined time, and then the resistance heater is turned off.
- the high-k film can be crystallized with a small thermal budget.
- FIG. 28 is a cross-sectional view showing a third example of the second reforming apparatus.
- the second reforming apparatus 4-3 has a substantially cylindrical chamber 151 that is airtight, and a mounting table 152 on which a wafer W is placed is placed in the center of the chamber 151.
- the support leg 153 is provided in a supported state.
- An exhaust path 155 is annularly provided on the outer periphery of the chamber 151, and the chamber 151 and the exhaust path 155 are connected via an exhaust hole 156.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 155 so that the chamber 151 is exhausted.
- the top wall of the chamber 151 is provided with 157 microwave irradiation mechanisms for irradiating microwaves.
- the microwave irradiation mechanism 157 is for microwave heating the High-k film formed on the wafer W by irradiating microwaves having a predetermined wavelength of 860 MHz or higher.
- a gas introduction pipe 158 is inserted into the top wall of the chamber 151, and a gas supply pipe 159 is connected to the gas introduction pipe 158, so that the processing gas is passed through the gas supply pipe 159 and the gas introduction pipe 158. It is introduced into the chamber 151.
- a rare gas such as Ar gas or N 2 gas can be suitably used.
- the second reforming apparatus 4-3 configured as described above first loads the wafer W into the chamber 151, then evacuates the chamber W to a predetermined vacuum state, and introduces the gas supply pipe 159 and the gas inlet. While introducing a processing gas into the chamber 151 through the tube 158, a microwave having a predetermined wavelength is irradiated from the microwave irradiation mechanism 157 toward the wafer W with a predetermined output, and the High-k film is internally heated by electromagnetic energy. Heat directly. Therefore, the high-k film can be crystallized at a low temperature of 400 ° C. or lower.
- microwave heating apparatus can also be used as the reforming apparatus of the third embodiment.
- FIG. 29 is a cross-sectional view showing a fourth example of the second reforming apparatus.
- the second reforming apparatus 4-4 has a substantially cylindrical chamber 161 that is airtight, and a mounting table 162 on which the wafer W is placed is placed in the center of the chamber 161.
- the support leg 163 is provided in a supported state.
- An annular exhaust path 165 is provided on the outer periphery of the chamber 161, and the chamber 161 and the exhaust path 165 are connected via an exhaust hole 166.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 165 so that the chamber 161 is exhausted.
- An LED unit 170 is provided on the upper portion of the chamber 161.
- the LED unit 170 is fitted in the center of the top wall of the chamber 161 and has a cylindrical copper cooling member 171 having a slightly larger diameter than the mounting table 162 and a surface of the cooling member 171 facing the wafer W on the wafer.
- a circular recess 172 provided so as to correspond to W
- an LED array 175 in which a plurality of LEDs 174 are mounted on a support member 173 made of a heat-conductive insulating member provided in the recess 172, and the recess 172 are covered.
- the light transmitting member 176 that transmits light from the LED such as quartz provided facing the wafer W is provided.
- a cooling medium flow path 177 is provided in the cooling member 171, and a liquid cooling medium that can be cooled to 0 ° C. or less, for example, about ⁇ 50 ° C. is passed through the cooling member 171, and the LED 174 is cooled.
- a gas introduction pipe 168 is inserted in the top wall of the chamber 161, and a gas supply pipe 169 is connected to the gas introduction pipe 168, so that the processing gas is supplied to the chamber 161 through the gas supply pipe 169 and the gas introduction pipe 168.
- a rare gas such as Ar gas or N 2 gas can be suitably used.
- the second reforming apparatus 4-4 configured as described above first loads the wafer W into the chamber 161 and then evacuates the chamber W to obtain a predetermined vacuum state. While introducing the processing gas into the chamber 161 through the tube 168, the LED 174 is energized to perform the LED heat treatment.
- LED heating uses not the black body radiation of the heating source but electromagnetic radiation due to recombination of electrons and holes, so the thermal budget is small and the temperature drop rate is extremely large. Further, since it is GaN and GaAs which are frequently used as LED element absorptivity to silicon is high low absorptance of HfO 2 or HfSiOx, be crystallized without significantly raising the temperature of the HfO 2 film and HfSiOx film Can do.
- LED heating device can also be used as the reforming device of the fourth embodiment.
- FIG. 30 is a cross-sectional view showing an example 1 of an apparatus that can perform the film forming process and the first reforming process in the same chamber.
- the processing apparatus 180 has a substantially cylindrical chamber 181 that is airtight, and a support member 182 that rotatably supports the wafer W is rotatably provided in the chamber 181.
- a rotation shaft 183 of the support member 182 extends downward and is rotated by a rotation drive mechanism 184 outside the chamber 181.
- the rotating shaft can be raised and lowered by an elevating mechanism (not shown), and thereby the support member 182 can be raised and lowered.
- An annular exhaust path 185 is provided on the outer periphery of the chamber 181, and the chamber 181 and the exhaust path 185 are connected via an exhaust hole 186.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 185 so that the chamber 181 is exhausted.
- An ultraviolet lamp 187 for irradiating ultraviolet rays is provided on the top wall of the chamber 181 so that the wafer W in the chamber 181 is irradiated with ultraviolet rays.
- a plurality of gas introduction plugs 190 are inserted in the top wall of the chamber 181, and a first hole 191 and a second hole 192 pass through the gas introduction plug 190 vertically.
- a first gas pipe 193 for supplying a source gas for film formation is connected to the first hole 191, and an oxidant and a first reformer used for film formation are connected to the second hole 192.
- a second gas pipe 194 for supplying O 2 gas used in the process is connected. Note that when the oxidizing agent is O 2 gas, only the O 2 gas may be supplied from the second gas pipe 194.
- a lamp chamber 200 is provided at the bottom of the chamber 181, and a translucent plate 201 made of a transparent material such as quartz is provided on the upper surface of the lamp chamber 200.
- a plurality of heating lamps 202 are provided in the lamp chamber 200 so that the wafer W can be heated.
- a bellows 203 is provided between the bottom surface of the lamp chamber 200 and the rotation drive mechanism 184 so as to surround the rotation shaft 183.
- the wafer W is loaded into the chamber 181 and placed on the support member 182. Then, after adjusting the process gap so as to minimize the space exposed to the source gas by a lifting mechanism (not shown), the chamber 181 is evacuated to a predetermined vacuum state, and the wafer W is heated to a predetermined temperature by the heating lamp 202.
- a source gas and an oxidizing agent are supplied simultaneously or alternately from the gas introduction plug 190 while being heated, and a High-k film, for example, an HfO 2 film or an HfSiOx film is formed by CVD or ALD.
- the source gas and the oxidizing agent those described above can be used.
- the source gas is supplied, for example, by pumping a liquid source from a source container and vaporizing it with a vaporizer.
- the source gas and the oxidant supplied from the gas introduction plug 190 react on the heated wafer W, and a predetermined High-k film is formed on the wafer W.
- the supply of the source gas and the oxidant is stopped, the inside of the chamber 181 is purged as necessary, the process gap is adjusted, and the first reforming process is performed in the same chamber.
- the inside of the chamber 181 is brought into a predetermined vacuum state, the wafer W is rotated through the support member 182 by the rotation driving mechanism 184, and the wafer W is heated to a predetermined temperature by the heating lamp 202 of the lamp chamber 200 as necessary. In the case of processing at room temperature, the heating lamp 202 is not used.
- the High-k film on the wafer W is subjected to an ultraviolet-excited radical oxidation process as a first modification process. This removes impurities from the High-k film and densifies the film.
- the film forming process and the first reforming process can be performed in the same chamber, it is possible to improve the efficiency of the process and reduce the cost of the apparatus.
- Example 2 of an apparatus capable of performing the film forming process and the first reforming process in the same chamber An example 2 of an apparatus capable of performing the film forming process and the first reforming process in the same chamber is shown.
- FIG. 31 is a cross-sectional view showing an example 2 of an apparatus capable of performing the film forming process and the first reforming process in the same chamber.
- the processing apparatus 210 has a substantially cylindrical chamber 211 that is airtight, and a susceptor 212 on which a wafer W is placed is supported by a support leg 213 in the chamber 211. Is provided.
- a heater 214 is embedded in the susceptor 212, and a heater power source 215 is connected to the heater 214, and the temperature of the wafer W is controlled by a controller (not shown) based on a temperature signal of a thermocouple (not shown). Is to control.
- the susceptor 212 can be moved up and down by a lifting mechanism (not shown).
- An annular exhaust path 216 is provided on the outer periphery of the chamber 211, and the chamber 211 and the exhaust path 216 are connected via an exhaust hole 217.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 216 so that the inside of the chamber 211 is exhausted.
- This microwave introduction mechanism 218 is a miniaturization of the microwave introduction mechanism of the second example, and includes a waveguide made of a cylindrical coaxial cable, a planar antenna provided at the tip thereof, a waveguide, and the like. And a tuner movably provided on the tube.
- a gas discharge member 220 that discharges gas radially is provided inside the top wall of the chamber 211.
- the gas radiating member 220 is attached to a guide member 223 having a concave shape at the center, and the gas discharged radially from the gas radiating member 220 is discharged toward the wafer W.
- the gas release member 220 has a hemispherical shape and is provided with a number of holes divided into two systems.
- a first gas pipe 221 for supplying a source gas for film formation is connected to the holes of the first group.
- the second group of holes is connected to a second gas pipe 222 for supplying an oxidizing agent and a processing gas used for the first reforming process.
- the wafer W is loaded into the chamber 211 and placed on the susceptor 212. Then, after adjusting the process gap so as to minimize the space exposed to the source gas by a lifting mechanism (not shown), the chamber 211 is evacuated to a predetermined vacuum state, and the heater 214 brings the wafer W to a predetermined temperature. While heating, a source gas and an oxidizing agent are supplied simultaneously or alternately from the gas release member 220, and a High-k film, for example, an HfO 2 film or an HfSiOx film is formed by CVD or ALD. As the source gas and the oxidizing agent, those described above can be used. The source gas is supplied, for example, by pumping a liquid source from a source container and vaporizing it with a vaporizer.
- the raw material gas supplied from the gas radiating member 220 and the oxidant react on the heated wafer W, and a predetermined High-k film is formed on the wafer W.
- the supply of the source gas and the oxidant is stopped, the inside of the chamber 211 is purged as necessary, the process gap is adjusted, and the first reforming process is performed in the same chamber.
- the inside of the chamber 211 is evacuated to a predetermined vacuum state, and the microwave generated by a microwave generation unit (not shown) is amplified by an amplifier and guided to the microwave introduction mechanism 218 via the waveguide, and is built therein.
- a microwave is introduced into the chamber 211 from the planar antenna, and a processing gas is introduced radially from the gas release member 220 into the chamber 211.
- the processing gas is converted into plasma by the microwave, and radicals in the plasma cause the wafer on the wafer W.
- a first modification process (microwave plasma process) is performed on the High-k film.
- As the processing gas O 2 gas, O 2 gas + rare gas, rare gas, or rare gas + N 2 gas can be used.
- the microwave introduction mechanism 218 of this example has a compact structure, the degree of freedom of installation is high, and the microwave can be efficiently irradiated to the wafer W by changing the angle according to the height position of the wafer W or the like. It is possible to adjust to.
- the film forming process and the first reforming process can be performed in the same chamber, the efficiency of the process can be improved and the cost of the apparatus can be reduced.
- Example 3 of apparatus capable of performing film formation process and first modification process in the same chamber An example 3 of an apparatus capable of performing the film forming process and the first reforming process in the same chamber is shown.
- FIG. 32 is a cross-sectional view showing an example 3 of an apparatus that can perform the film forming process and the first reforming process in the same chamber. Since Example 3 is different from Example 2 only in the gas introduction method, other common parts are denoted by the same reference numerals and description thereof is omitted.
- the processing apparatus 210 ′ has a plurality of gas introduction plugs 230 inserted in the top wall of the chamber 211, and the gas introduction plug 230 has a first hole 231 and a second hole 232 penetrating vertically.
- the first hole 231 is connected to a first gas pipe 233 for supplying a source gas for film formation
- the second hole 232 is connected to an oxidant and a first reformer used for film formation.
- a second gas pipe 234 for supplying a processing gas used in the processing is connected.
- the film forming process and the first reforming process can be continuously performed in the same chamber 211 as in Example 2.
- FIG. 33 is a cross-sectional view showing an example 2 of an apparatus that can perform the film forming process, the first modifying process, and the second modifying process in the same chamber.
- the processing apparatus 240 has a substantially cylindrical chamber 241 configured to be airtight, and a susceptor 242 on which the wafer W is placed is supported by a support leg 243 in the chamber 241. Is provided.
- a heater 244 is embedded in the susceptor 242, and a heater power source 245 is connected to the heater 244, and the temperature of the wafer W is controlled by a controller (not shown) based on a temperature signal of a thermocouple (not shown). Is to control.
- the susceptor 242 can be moved up and down by a lifting mechanism (not shown).
- the exhaust path 246 is provided in an annular shape on the outer periphery of the chamber 241, and the chamber 241 and the exhaust path 246 are connected via an exhaust hole 247.
- An exhaust mechanism (not shown) such as a vacuum pump is connected to at least one location of the exhaust path 246 so that the inside of the chamber 241 is exhausted.
- microwave introduction mechanisms 248 and three microwave irradiation mechanisms 249 are alternately provided in a circumferential shape as shown in FIG.
- the microwave introduction mechanism 248 is configured in the same manner as the microwave introduction mechanism 118
- the microwave irradiation mechanism 249 is configured in the same manner as the microwave irradiation mechanism 157.
- a plurality of gas introduction plugs 250 are inserted in the top wall of the chamber 241, and the first hole 251 and the second hole 252 penetrate the gas introduction plug 250 vertically.
- the first hole 251 is connected to a first gas pipe 253 for supplying a source gas for film formation, and the second hole 252 is filled with an oxidant and a first reformer used for film formation.
- a second gas pipe 254 for supplying a processing gas used in the processing and a processing gas used in the second reforming process is connected.
- the wafer W is loaded into the chamber 241 and placed on the susceptor 242. Then, after adjusting the process gap so as to minimize the space exposed to the source gas by a lifting mechanism (not shown), the chamber 241 is evacuated to a predetermined vacuum state, and the heater 244 brings the wafer W to a predetermined temperature. While heating, a source gas and an oxidant are supplied simultaneously or alternately from the gas introduction plug 250, and a High-k film, for example, an HfO 2 film or an HfSiOx film is formed by CVD or ALD. As the source gas and the oxidizing agent, those described above can be used. The source gas is supplied, for example, by pumping a liquid source from a source container and vaporizing it with a vaporizer.
- the source gas and the oxidant supplied from the gas introduction plug 250 react on the heated wafer W, and a predetermined High-k film is formed on the wafer W.
- the supply of the source gas and the oxidant is stopped, the inside of the chamber 241 is purged as necessary, the process gap is adjusted, and the first reforming process is performed in the same chamber.
- the inside of the chamber 241 is evacuated to a predetermined vacuum state, and the microwave generated by a microwave generation unit (not shown) is amplified by an amplifier and guided to the microwave introduction mechanism 248 through the waveguide, and is built therein.
- a microwave is introduced into the chamber 241 from the planar antenna, a processing gas is introduced into the chamber 241 from the gas introduction plug 250, the processing gas is turned into plasma by the microwave, and radicals in the plasma cause a high ⁇ on the wafer W.
- a first modification process (microwave plasma process) is performed on the k film.
- the processing gas O 2 gas, O 2 gas + rare gas, rare gas, or rare gas + N 2 gas can be used.
- the output of the microwave introduction mechanism 248 is stopped, the inside of the chamber 241 is purged as necessary, the process gap is adjusted, and the second reforming process ( Microwave irradiation process).
- the high-k film can be crystallized at a low temperature of 400 ° C. or lower.
- the film forming process, the first reforming process, and the second modifying process can be performed in the same chamber, the efficiency of the process is extremely high, and the apparatus cost can be greatly reduced.
- the present invention is not limited to the above embodiment and can be variously modified.
- the example in which the HfO 2 film and the HfSiOx film are mainly used as the High-k film has been described.
- the present invention is not limited to this.
- the radical treatment applied to the first reforming treatment is not limited to the above embodiment as long as the thermal budget is small.
- the silicon wafer silicon substrate
- other semiconductor substrates may be used.
Landscapes
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Formation Of Insulating Films (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
本発明は、ゲート絶縁膜の形成方法およびゲート絶縁膜の形成装置に関する。 The present invention relates to a method for forming a gate insulating film and an apparatus for forming a gate insulating film.
近時、MOSFETのゲート絶縁膜の膜厚を実効的に薄くして半導体回路の性能を向上させるため、ゲート絶縁膜として高誘電率膜(High-k膜)が用いられつつあるが、中でもハフニウム酸化物系材料が注目されており、比較的誘電率が低い状態でHfSiON膜やHfO2膜が実用化されつつある(例えば特許文献1)。 Recently, a high dielectric constant film (High-k film) is being used as a gate insulating film in order to improve the performance of a semiconductor circuit by effectively reducing the thickness of a gate insulating film of a MOSFET. Oxide-based materials are attracting attention, and HfSiON films and HfO 2 films are being put into practical use with a relatively low dielectric constant (for example, Patent Document 1).
HfSiON膜やHfO2膜のようなハフニウム酸化物系材料膜の成膜手法としては、段差被覆性の良いCVD(Chemical Vapor Deposition)やALD(Atomic Layered Deposition)が用いられている。これらのうちCVDの成膜温度が500℃と比較的高温であるのに対し、ALDでは300℃程度の低温成膜が可能であり、段差被覆性もALDのほうがより良好であるため、ALDが好んで用いられるようになってきている。 As a method for forming a hafnium oxide-based material film such as an HfSiON film or an HfO 2 film, CVD (Chemical Vapor Deposition) or ALD (Atomic Layered Deposition) with good step coverage is used. Among these, the CVD film formation temperature is relatively high at 500 ° C., whereas ALD allows film formation at a low temperature of about 300 ° C., and the step coverage is better with ALD. It has come to be used favorably.
また、最近では、ゲート絶縁膜のさらなる誘電率の上昇が求められているため、膜質を改善して誘電率を上げるために高温(成膜温度以上1000℃程度まで)でのアニールがしばしば用いられている(例えば特許文献2)。さらに、アニールの方法を制御して、HfO2の結晶状態を、より誘電率の高いCubicやTetragonalにして誘電率をさらに高めようとする試みもなされている(例えば特許文献3)。 Recently, since further increase in the dielectric constant of the gate insulating film has been demanded, annealing at a high temperature (from the deposition temperature to about 1000 ° C.) is often used to improve the film quality and increase the dielectric constant. (For example, Patent Document 2). Further, an attempt has been made to further increase the dielectric constant by controlling the annealing method so that the crystalline state of HfO 2 is Cubic or Tetralal having a higher dielectric constant (for example, Patent Document 3).
ところで、半導体集積回路の微細化にともない、MOSFETを工程の最後に作り込むゲート・ラストという手法が量産採用されている。ゲート・ラストの手法では、高温の熱処理が必要な拡散工程などはプロセスの前半で行われ、加えてゲートを形成する際には金属配線の一部が作り込まれている場合もある。このような状況下では、ゲート絶縁膜を形成した後に従来のような高温での熱処理(アニール)を行ってHigh-k膜を改質することは行い難く、アニール温度とアニール時間(サーマルバジェット(Thermal budget))に制限が加わる。したがって、膜質が良く、誘電率が高いHigh-k膜を得ることが困難となっている。 By the way, with the miniaturization of semiconductor integrated circuits, a technique called gate-last, in which a MOSFET is formed at the end of the process, is being mass-produced. In the gate-last method, a diffusion process or the like that requires high-temperature heat treatment is performed in the first half of the process, and in addition, a part of the metal wiring may be formed when forming the gate. Under such circumstances, it is difficult to modify the High-k film by performing a heat treatment (annealing) at a high temperature as in the prior art after forming the gate insulating film, and the annealing temperature and annealing time (thermal budget ( (Thermal budget)). Therefore, it is difficult to obtain a high-k film with good film quality and high dielectric constant.
したがって、本発明の目的は、小さいサーマルバジェットで高い誘電率のゲート絶縁膜を得ることができるゲート絶縁膜の形成方法およびゲート絶縁膜の形成装置を提供することにある。 Accordingly, an object of the present invention is to provide a gate insulating film forming method and a gate insulating film forming apparatus capable of obtaining a gate insulating film having a high dielectric constant with a small thermal budget.
本発明の第1の観点によれば、ゲート絶縁膜を半導体基板上に形成するゲート絶縁膜の形成方法であって、CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜工程と、成膜温度よりも低い温度で前記成膜した高誘電率膜にラジカル処理を施して改質する第1の改質工程と、前記第1の改質工程で成膜された前記高誘電率膜に対して熱処理を施して結晶化する第2の改質工程とを有する、ゲート絶縁膜の形成方法が提供される。 According to a first aspect of the present invention, there is provided a gate insulating film forming method for forming a gate insulating film on a semiconductor substrate, the film forming step for forming a high dielectric constant film on the semiconductor substrate by CVD or ALD. A first reforming step for modifying the deposited high dielectric constant film at a temperature lower than the deposition temperature by radical treatment; and the high dielectric film deposited in the first modifying step. There is provided a method for forming a gate insulating film, which includes a second modification step of crystallizing the rate film by performing a heat treatment.
本発明の第2の観点によれば、ゲート絶縁膜を半導体基板上に形成するゲート絶縁膜の形成方法であって、CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜工程と、結晶化温度よりも低い温度で前記成膜した高誘電率膜にラジカル処理を施して改質し、アモルファス状態の膜を得る第1の改質工程と、前記第1の改質工程後の前記高誘電率膜に対して熱処理により急速昇降温処理を行って結晶制御する第2の改質工程とを有する、ゲート絶縁膜の形成方法が提供される。 According to a second aspect of the present invention, there is provided a gate insulating film forming method for forming a gate insulating film on a semiconductor substrate, the film forming step for forming a high dielectric constant film on the semiconductor substrate by CVD or ALD. And a first modification step for modifying the formed high dielectric constant film at a temperature lower than the crystallization temperature by radical treatment to obtain an amorphous film, and after the first modification step. And a second reforming step of controlling the crystal by performing a rapid temperature increase / decrease process by heat treatment on the high dielectric constant film.
本発明の第3の観点によれば、ゲート絶縁膜を半導体基板上に形成するゲート絶縁膜の形成方法であって、CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜工程と、前記高誘電率膜にマイクロ波を照射してマイクロ波加熱により前記高誘電率膜を改質する改質工程とを有する、ゲート絶縁膜の形成方法が提供される。 According to a third aspect of the present invention, there is provided a gate insulating film forming method for forming a gate insulating film on a semiconductor substrate, the film forming step for forming a high dielectric constant film on the semiconductor substrate by CVD or ALD. And a reforming step of modifying the high dielectric constant film by microwave irradiation to the high dielectric constant film and providing a method for forming a gate insulating film.
本発明の第4の観点によれば、ゲート絶縁膜を半導体基板上に形成するゲート絶縁膜の形成方法であって、CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜工程と、前記高誘電率膜を発光ダイオードで加熱することにより高誘電率膜を改質する改質工程とを有する、ゲート絶縁膜の形成方法が提供される。 According to a fourth aspect of the present invention, there is provided a gate insulating film forming method for forming a gate insulating film on a semiconductor substrate, the film forming step for forming a high dielectric constant film on the semiconductor substrate by CVD or ALD. And a reforming step of modifying the high dielectric constant film by heating the high dielectric constant film with a light emitting diode.
本発明の第5の観点によれば、ゲート絶縁膜を半導体基板上に形成するゲート絶縁膜の形成装置であって、CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜装置と、成膜温度よりも低い温度で前記成膜した高誘電率膜にラジカル処理を施して改質する第1の改質処理装置と、前記第1の改質処理装置により第1の改質処理を行った高誘電率膜に対して熱処理を施して結晶化する第2の改質処理装置と、前記成膜装置での成膜処理、前記第1の改質処理装置での第1の改質処理、および前記第2の改質処理装置での第2の改質処理が、この順で行われるように制御する制御部とを有する、ゲート絶縁膜の形成装置が提供される。 According to a fifth aspect of the present invention, there is provided a gate insulating film forming apparatus for forming a gate insulating film on a semiconductor substrate, and a film forming apparatus for forming a high dielectric constant film on a semiconductor substrate by CVD or ALD. A first reforming apparatus for modifying the deposited high dielectric constant film at a temperature lower than the film forming temperature by radical treatment, and a first reforming process by the first reforming apparatus. A second reforming apparatus for crystallizing the processed high dielectric constant film by heat treatment; a film forming process in the film forming apparatus; and a first reforming apparatus in the first reforming apparatus. There is provided a gate insulating film forming apparatus including a control unit configured to control a reforming process and a second reforming process in the second reforming apparatus in this order.
本発明の第6の観点によれば、半導体基板を収容する処理容器と、前記処理容器内に高誘電率膜を成膜するための成膜ガスを供給するガス供給機構と、マイクロ波を導く導波管と、マイクロ波を照射する、スロットが形成された平面アンテナと、前記平面アンテナに近接して設けられたインピーダンスを整合させるスラグチューナとを有し、前記処理容器内にマイクロ波を導入する複数のマイクロ波導入機構と、半導体基板にマイクロ波を照射するマイクロ波照射機構とを有し、高誘電率膜の成膜と、前記マイクロ波導入機構から導入されたマイクロ波によって生成されたマイクロ波プラズマによる第1の改質処理と、前記マイクロ波照射機構によりマイクロ波加熱を行う第2の改質処理とを前記処理容器内で行う、ゲート絶縁膜の形成装置が提供される。 According to the sixth aspect of the present invention, a processing container for housing a semiconductor substrate, a gas supply mechanism for supplying a film forming gas for forming a high dielectric constant film in the processing container, and a microwave are guided. A waveguide, a planar antenna that irradiates microwaves, in which slots are formed, and a slag tuner that matches impedance provided in the vicinity of the planar antenna, and introduces microwaves into the processing container A plurality of microwave introduction mechanisms, and a microwave irradiation mechanism for irradiating the semiconductor substrate with microwaves, and formed by the microwave introduced from the microwave introduction mechanism and the formation of the high dielectric constant film A device for forming a gate insulating film, wherein a first modification process using microwave plasma and a second modification process in which microwave heating is performed by the microwave irradiation mechanism are performed in the processing container. There is provided.
以下、添付図面を参照して本発明の実施形態について具体的に説明する。
<基本的メカニズム>
誘電体の誘電率εと密度との関係は、以下の(1)式に示すClausius-Mossotti式により把握することができる。
(4/3)・πnα=(ε-1)/(ε+2) ・・・(1)
ただし、αは分極率、nは分極子の密度である。
すなわち、左辺の(4/3)・πnαは密度に比例する値であり、横軸にεをとり、縦軸に(4/3)・πnαをとると、図1に示すような関係になり誘電体の密度が高くなるほど誘電率が高くなる。
Hereinafter, embodiments of the present invention will be specifically described with reference to the accompanying drawings.
<Basic mechanism>
The relationship between the dielectric constant ε and the density of the dielectric can be grasped by the Clausius-Mossotti equation shown in the following equation (1).
(4/3) · πnα = (ε−1) / (ε + 2) (1)
Where α is the polarizability and n is the density of the polarizer.
That is, (4/3) · πnα on the left side is a value proportional to the density. If ε is taken on the horizontal axis and (4/3) · πnα is taken on the vertical axis, the relationship shown in FIG. The higher the dielectric density, the higher the dielectric constant.
現状のHigh-k膜であるHfO2膜は誘電率εが12程度であり、膜厚3nmでEOT(Equivalent Oxide Thickness:SiO2容量換算膜厚)が1.02nmであるが、図1から、例えば、誘電率εを20程度まで上昇させて膜厚3nmでEOTを0.6nmにするためには、密度を10%程度上昇させればよい。
HfO 2 film is a High-k film the current is the dielectric constant ε is about 12, a thickness of 3nm EOT (Equivalent Oxide Thickness:
したがって、本発明においては、ゲート絶縁膜を構成するHigh-k膜の密度を小さいサーマルバジェットの処理により上昇させて、膜の誘電率を上昇させることを第1の基本コンセプトとする。また、高い誘電率および密度を得るためには膜が結晶化している必要がある。 Therefore, in the present invention, the first basic concept is to increase the dielectric constant of the film by increasing the density of the high-k film constituting the gate insulating film by the processing of a small thermal budget. Further, in order to obtain a high dielectric constant and density, the film needs to be crystallized.
<第1の実施形態>
第1の実施形態では以上の点を考慮して以下に説明する方法にてゲート絶縁膜を形成する。図2は本発明の第1の実施形態に係るゲート絶縁膜の形成方法を説明するためのフローチャートである。
<First Embodiment>
In the first embodiment, the gate insulating film is formed by the method described below in consideration of the above points. FIG. 2 is a flowchart for explaining a method of forming a gate insulating film according to the first embodiment of the present invention.
まず、希フッ酸等によりシリコンウエハ1の表面を清浄化し、さらに必要に応じてSiO2からなる界面層を形成する前処理を行い(工程1)、その後、High-k膜を成膜する(工程2)。High-k膜としては、ハフニウム酸化物材料膜、典型的には酸化ハフニウム(HfO2)膜またはハフニウムシリケート(HfSiOx)膜を好適に用いることができる。
First, the surface of the
この際の成膜は、CVDまたはALDで行うことができる。特に、低温で成膜することができ段差被覆性が良好なALDで行うことが好ましい。 The film formation at this time can be performed by CVD or ALD. In particular, it is preferable to use ALD which can form a film at a low temperature and has good step coverage.
CVDまたはALDによりHfO2膜を成膜する際には、成膜ガスとしてHfソースガスと酸化剤とを用いる。 When the HfO 2 film is formed by CVD or ALD, an Hf source gas and an oxidizing agent are used as the film forming gas.
Hfソースとしては、有機金属化合物を好適に用いることができ、例えば、例えばTDEAH(テトラキスジエチルアミノハフニウム)、テトラキスエチルメチルアミノハフニウム(TEMAH)等のアミド系有機ハフニウム化合物や、ハフニウムテトラターシャリブトキサイド(HTB)等のアルコキシド系有機ハフニウム化合物を挙げることができる。酸化剤としては、O3ガス、H2Oガス、O2ガス、NO2ガス、NOガス、N2Oガス等を用いることができる。酸化剤をプラズマ化して反応性を高めるようにしてもよい。またO2ガスとH2ガスを用いたラジカル酸化であってもよい。 As the Hf source, an organic metal compound can be suitably used. For example, an amide-based organic hafnium compound such as TDEAH (tetrakisdiethylaminohafnium), tetrakisethylmethylaminohafnium (TEMAH), hafnium tetratertiarytriboxide ( And alkoxide-based organic hafnium compounds such as HTB). As the oxidizing agent, O 3 gas, H 2 O gas, O 2 gas, NO 2 gas, NO gas, N 2 O gas, or the like can be used. The reactivity may be increased by converting the oxidizing agent into plasma. Further, radical oxidation using O 2 gas and H 2 gas may be used.
CVDによりHfO2膜を成膜する場合には、シリコンウエハを加熱しつつこれらHfソースと酸化剤とを同時に供給してシリコンウエハ上またはその上の界面層上で反応させ、HfO2膜を成膜する。また、ALDの場合には、Hfソースを薄く吸着させた後に酸化剤を供給する動作を交互に繰り返してHfO2膜を成膜する。 When the HfO 2 film is formed by CVD, the Hf source and the oxidant are simultaneously supplied while heating the silicon wafer to react on the silicon wafer or on the interface layer thereon to form the HfO 2 film. Film. In the case of ALD, the HfO 2 film is formed by alternately repeating the operation of supplying the oxidizing agent after thinly adsorbing the Hf source.
CVDまたはALDによりHfSiOx膜を成膜する場合には、成膜ガスとしてHfソースガスと、Siソースガスと、酸化剤とを用いる。 When the HfSiOx film is formed by CVD or ALD, Hf source gas, Si source gas, and oxidizing agent are used as the film forming gas.
Hfソース、酸化剤としてはHfO2膜のときと同じものを用いることができる。Siソースとしては、TDMAS(テトラキスジメチルアミノシラン)等のアミド系有機シリコン化合物や、TEOS(テトラエトキシシラン)等のアルコキシド系有機シリコン化合物や、ジシラン(Si2H6)等の無機系シラン化合物を挙げることができる。 As the Hf source and the oxidizing agent, the same materials as those for the HfO 2 film can be used. Examples of the Si source include amide organic silicon compounds such as TDMAS (tetrakisdimethylaminosilane), alkoxide organic silicon compounds such as TEOS (tetraethoxysilane), and inorganic silane compounds such as disilane (Si 2 H 6 ). be able to.
CVDによりHfSiOx膜を成膜する場合には、シリコンウエハを加熱しつつこれらHfソースとSiソースガスと酸化剤とを同時に供給してシリコンウエハ上またはその上の界面層上で反応させ、HfSiOx膜を成膜する。また、ALDの場合には、例えば、Hfソースを薄く吸着させた後に酸化剤を供給して酸化させ、次いでSiソースを薄く吸着させた後に酸化するといった動作を繰り返してHfSiOx膜を成膜する。 When the HfSiOx film is formed by CVD, the Hf source, the Si source gas, and the oxidant are simultaneously supplied while heating the silicon wafer, and the HfSiOx film is reacted on the silicon wafer or on the interface layer thereon. Is deposited. In the case of ALD, for example, the HfSiOx film is formed by repeating the operation of supplying the oxidizing agent after thinly adsorbing the Hf source and oxidizing it, and then oxidizing after thinly adsorbing the Si source.
上記CVDによりHfO2膜、HfSiOx膜を成膜する際には、350~600℃、例えば500℃程度の成膜温度が用いられ、ALDにより成膜する際には、150~350℃、例えば300℃程度の成膜温度が用いられる。 When the HfO 2 film and the HfSiOx film are formed by the CVD, a film formation temperature of 350 to 600 ° C., for example, about 500 ° C. is used, and when the film is formed by ALD, 150 to 350 ° C., for example, 300 A film forming temperature of about 0 ° C. is used.
このようにCVDまたはALDで成膜したままの状態は、図3の(a)に示すようなものであり、膜中に不純物が多く含まれており、また、原子の配列が不規則でアモルファス状である。したがって、この状態では密度が低く、膜質も悪いため、誘電率は低い状態である。特に、ALDの場合には低温で成膜されるため、不純物が残りやすい。 The state of film formation by CVD or ALD is as shown in FIG. 3A. The film contains a large amount of impurities, and the arrangement of atoms is irregular and amorphous. Is. Therefore, in this state, since the density is low and the film quality is poor, the dielectric constant is low. In particular, in the case of ALD, since the film is formed at a low temperature, impurities are likely to remain.
そこで、本実施形態では、成膜後、低温でのラジカル処理により、第1の改質処理を行う(工程3)。このラジカル処理により、図3の(b)に示すように、膜中の不純物を除去して膜質を向上させるとともに、膜の密度を上昇させる。このラジカル処理の温度が成膜温度を超えると、かえって密度を上昇させる効果が低下してしまうため、成膜温度以下であることが好ましい。このようなラジカル処理としては紫外線励起ラジカル酸化処理およびマイクロ波プラズマ処理を好適に用いることができる。 Therefore, in the present embodiment, after the film formation, a first modification process is performed by a radical process at a low temperature (step 3). By this radical treatment, as shown in FIG. 3B, impurities in the film are removed to improve the film quality and increase the density of the film. If the temperature of this radical treatment exceeds the film formation temperature, the effect of increasing the density will be reduced. Therefore, the temperature is preferably below the film formation temperature. As such radical treatment, ultraviolet-excited radical oxidation treatment and microwave plasma treatment can be suitably used.
この改質処理は、小さいサーマルバジェットで、かつHigh-k膜自体および界面層を極力増膜させずに膜中不純物を有効に除去できることが好ましく、このような観点からは350℃以下での紫外線励起ラジカル酸化処理を好適に用いることができる。界面層の増膜を極力抑えるためには室温での紫外線励起ラジカル酸化処理を好適に用いることができる。また、紫外線励起ラジカル酸化処理はO2ガス含有雰囲気で行うことが好ましくO2ガスの分圧が1.33Pa以上であることが好ましい。このような紫外線励起ラジカル酸化処理は、後述する図22に示す紫外線照射装置を用いて行うことができる。 This reforming treatment is preferably a small thermal budget, and can effectively remove impurities in the film without increasing the high-k film itself and the interface layer as much as possible. From such a viewpoint, an ultraviolet ray at 350 ° C. or lower is preferable. Excited radical oxidation treatment can be suitably used. In order to suppress the increase in the thickness of the interface layer as much as possible, ultraviolet-excited radical oxidation treatment at room temperature can be suitably used. Further, it is preferable that UV-excited radical oxidation treatment is performed in an O 2 gas-containing atmosphere is preferably the partial pressure of O 2 gas is 1.33Pa or more. Such ultraviolet-excited radical oxidation treatment can be performed using an ultraviolet irradiation apparatus shown in FIG.
また、マイクロ波プラズマはプラズマ密度が高く電子温度が低いという利点がある。処理ガスとしてはO2ガス、Ar等の希ガス、N2ガス等を好適に用いることができる。具体的には、O2ガス、O2ガス+希ガス、希ガス、希ガス+N2ガスを用いることができる。ただし、O2ガスを用いた場合には、界面層を増膜させる傾向がある。また、マイクロ波プラズマ処理の際の温度は350℃以下であることがより好ましい。このようなマイクロ波プラズマ処理は、後述する図23、24に示すマイクロ波プラズマ処理装置を用いて行うことができる。 Further, microwave plasma has an advantage of high plasma density and low electron temperature. As the processing gas, O 2 gas, a rare gas such as Ar, N 2 gas, or the like can be suitably used. Specifically, O 2 gas, O 2 gas + rare gas, rare gas, or rare gas + N 2 gas can be used. However, when O 2 gas is used, the interface layer tends to increase in thickness. The temperature during the microwave plasma treatment is more preferably 350 ° C. or lower. Such microwave plasma processing can be performed using a microwave plasma processing apparatus shown in FIGS.
以上のような低温でのラジカル処理により不純物を除去することができるが、未だ結晶化が不十分であるため、誘電率が未だ十分に上昇していない状態である。このため、工程3の第1の改質処理の後、第2の改質処理を行ってHigh-k膜を図3の(c)に示すように結晶化する(工程4)。
Although impurities can be removed by radical treatment at a low temperature as described above, since the crystallization is still insufficient, the dielectric constant is not yet sufficiently increased. Therefore, after the first reforming process in
第2の改質処理は、結晶化のためのエネルギーを与えるための熱処理であり、デバイスに対する熱影響を与えない程度のサーマルバジェットで行われる必要がある。High-k膜は第1の改質処理により不純物が除去されているため、第2の改質処理では小さいサーマルバジェットで膜を結晶化させることができる。 The second reforming process is a heat treatment for giving energy for crystallization, and needs to be performed with a thermal budget that does not affect the device. Since impurities are removed from the high-k film by the first modification process, the film can be crystallized by a small thermal budget in the second modification process.
このような小さいサーマルバジェットでの結晶化処理としては、ランプ加熱等によるRTP(Rapid Thermal Process)装置を用いたスパイクアニールを挙げることができる。このスパイクアニールは600~900℃の高温であるが0.1~1sec程度の短時間で行われるため、小さいサーマルバジェットでの処理が可能である。また、抵抗加熱熱処理を用いた700℃以下の温度での熱処理であってもよい。このときの保持時間は3分以下であることが好ましい。このとき、結晶化を十分に行うためには450℃以上であることが好ましい。 Examples of such a crystallization process with a small thermal budget include spike annealing using a RTP (Rapid Thermal Process) apparatus such as lamp heating. This spike annealing is performed at a high temperature of 600 to 900 ° C. but in a short time of about 0.1 to 1 sec. Therefore, it is possible to perform processing with a small thermal budget. Further, it may be a heat treatment at a temperature of 700 ° C. or lower using a resistance heating heat treatment. In this case, the holding time is preferably 3 minutes or less. At this time, the temperature is preferably 450 ° C. or higher for sufficient crystallization.
また、第2の改質処理として、マイクロ波照射処理(MIT)も好適である。MITは、電磁波エネルギーによる内部加熱によりHigh-k膜を直接加熱することができ、500℃以下の低温で結晶化を行うことができ。このため、極めて小さいサーマルバジェットで熱拡散や再酸化が極めて少ない改質処理が可能である。このようなマイクロ波照射処理は、後述する図28に示すマイクロ波加熱装置を用いて行うことができる。 Further, microwave irradiation treatment (MIT) is also suitable as the second modification treatment. MIT can directly heat a High-k film by internal heating with electromagnetic energy, and can perform crystallization at a low temperature of 500 ° C. or lower. For this reason, it is possible to perform a reforming process with extremely little thermal budget and very little thermal diffusion and reoxidation. Such a microwave irradiation process can be performed using a microwave heating apparatus shown in FIG.
さらに、第2の改質処理として、発光ダイオード(LED)による加熱処理を挙げることができる。LED加熱は、加熱源の黒体輻射ではなく、電子とホールの再結合による電磁輻射を利用しているため、サーマルバジェットが小さく、かつ昇降温速度が極めて大きい。また、LED素子として多用されているGaNやGaAsはシリコンに対する吸収率は高いがHfO2やHfSiOxへの吸収率は低いため、HfO2膜やHfSiOx膜の温度をあまり上昇させずに結晶化させることができる。このようなLED加熱は、図29に示すLED加熱装置を用いて行うことができる。 Furthermore, as the second modification treatment, a heat treatment using a light emitting diode (LED) can be given. LED heating uses not the black body radiation of the heating source but electromagnetic radiation by recombination of electrons and holes, so that the thermal budget is small and the heating / cooling speed is extremely large. Further, since it is GaN and GaAs which are frequently used as LED element absorptivity to silicon is high low absorptance of HfO 2 or HfSiOx, be crystallized without significantly raising the temperature of the HfO 2 film and HfSiOx film Can do. Such LED heating can be performed using the LED heating apparatus shown in FIG.
第2の改質処理は、紫外線照射とラジカル照射とを併用したUVRF処理によっても行うことができる。
The second modification treatment can also be performed by UVRF treatment using both ultraviolet irradiation and radical irradiation.
以上の工程において、工程2の成膜処理と、工程3の第1の改質処理と、工程4の第2の改質処理とは、それぞれ異なる処理装置を用いて行ってもよいし、工程2の成膜処理と工程3の第1の改質処理を同じ装置で行っても、工程3の第1の改質処理と工程4の第2の改質処理とを同じ装置で行っても、工程2~4を同じ装置を用いて行ってもよい。
In the above steps, the film forming process in
また、以上の工程において、工程3の第1の改質処理を2回以上繰り返してもよく、工程4の第2の改質処理を2回以上繰り返してもよい。また、工程2の成膜処理と工程3の第1の改質処理を連続して行った後、さらに工程2および工程3の連続処理を1回以上繰り返してもよい。また、工程3の第1の改質処理と工程4の第2の改質処理を連続して行った後、さらに工程3および工程4の連続処理を1回以上繰り返してもよい。さらに、工程2~4を連続して行った後、さらに工程2~4の連続処理を1回以上繰り返してもよい。工程2と工程3を繰り返す場合、工程3と工程4を繰り返す場合、工程2~4を繰り返す場合には、これらを同一の装置、同一のチャンバで行うことが好ましい。
In the above steps, the first reforming process in
工程2の成膜処理と工程3の第1の改質処理を繰り返す際には、所定膜厚成膜した毎に第1の改質処理を行うことが考えられるが、繰り返し数を多くして、最初の成膜膜厚が薄くなると、その後の第1の改質処理によって、この薄いHigh-k膜とシリコンウエハとの間の界面酸化膜が増膜してしまい、EOTが大きくなってしまうことが判明した。
When repeating the film forming process in
このような問題を解消するためには、最初の成膜膜厚を、繰り返し回数にかかわらずある程度厚くすることが有効である。具体的には、最初の成膜膜厚を1.05nm以上にすることが好ましい。 In order to solve such a problem, it is effective to increase the initial film thickness to some extent regardless of the number of repetitions. Specifically, the initial film thickness is preferably set to 1.05 nm or more.
以下、このことを示す実験結果について説明する。
ここでは、工程2の成膜処理においては、ALDによりHfO2膜を成膜し、第1の改質処理においては、マイクロ波プラズマ処理(ラジカル処理)を行った。装置としては、後述する図31に示す成膜処理と第1の改質処理を同じチャンバで行えるものを用いた。
Hereinafter, experimental results showing this will be described.
Here, in the film forming process of
図4は、31サイクルのALD成膜処理で2.5nmのHfO2膜を成膜する際に、40secのマイクロ波プラズマ処理(ラジカル処理)による第1の改質処理を実施するサイクル数を変化させた場合の界面層(SiO2膜)の膜厚を示す図である。この図に示すように、31サイクル成膜後に第1の改質処理を行った際の界面層の膜厚は0.16nmであり、これは改質処理を行わない場合と同等の膜厚であり、増膜がない。第1の改質処理を行うまでの膜厚(サイクル数)を薄く(少なく)していくと界面層の膜厚は増加し、8サイクルでは0.54nm付近であり激しく増膜している。この図から限界膜厚(界面層の膜厚が増膜しない最低の膜厚)は15サイクル近傍にあることがわかるが、15サイクル(膜厚1.25nm)では界面層の膜厚が0.24nmであり31サイクルに比較すると増膜している。したがって、15サイクルの成膜で増膜させないためには、第1の改質処理であるマイクロ波プラズマ処理(ラジカル処理)をより弱くする必要がある。なお、界面層の膜厚はX線光電子分光(XPS)により求めた(以下同じ)。 FIG. 4 shows the change in the number of cycles for performing the first reforming process by microwave plasma treatment (radical treatment) for 40 sec when a 2.5 nm HfO 2 film is formed by 31 cycles of ALD film formation treatment. it is a diagram showing the thickness of the interface layer (SiO 2 film) in the case where is. As shown in this figure, the film thickness of the interface layer when the first modification process is performed after 31 cycles of film formation is 0.16 nm, which is the same film thickness as when the modification process is not performed. Yes, no film increase. When the film thickness (number of cycles) until the first reforming treatment is reduced (reduced), the film thickness of the interface layer increases, and in 8 cycles, the film thickness is vigorously increased to around 0.54 nm. From this figure, it can be seen that the limit film thickness (the minimum film thickness at which the interface layer does not increase) is in the vicinity of 15 cycles. However, at 15 cycles (film thickness 1.25 nm), the interface layer thickness is 0. The film thickness is 24 nm, compared with 31 cycles. Therefore, in order not to increase the film thickness by 15 cycles of film formation, it is necessary to weaken the microwave plasma treatment (radical treatment) that is the first modification treatment. The film thickness of the interface layer was determined by X-ray photoelectron spectroscopy (XPS) (hereinafter the same).
そこで、15サイクル成膜後に行うマイクロ波プラズマ処理(ラジカル処理)の処理時間を変化させた。図5は横軸に15サイクル成膜後に行うマイクロ波プラズマ処理時間をとり縦軸に界面層の厚さをとってこれらの関係を示す図である。この図に示すように、マイクロ波プラズマ処理による第1の改質処理の時間を10secまで少なくすると、15サイクルでも増膜がなくなることがわかる。 Therefore, the processing time of microwave plasma processing (radical processing) performed after 15 cycles of film formation was changed. FIG. 5 is a diagram showing the relationship between the horizontal axis representing the microwave plasma treatment time after 15 cycles of film formation and the vertical axis representing the thickness of the interface layer. As shown in this figure, it can be seen that if the time of the first reforming treatment by the microwave plasma treatment is reduced to 10 sec, the film increase is eliminated even in 15 cycles.
次に、第1の改質処理であるマイクロ波プラズマ処理のタイミングおよび長さを変化させて31サイクルの成膜を行った。図6は、この際における、改質処理開始サイクル数と界面層の膜厚との関係を示す図である。図中菱形のプロットは、図示のサイクルまで成膜を行った後、第1の改質処理であるマイクロ波プラズマ処理を1sec行い、その後成膜1サイクル毎に第1の改質処理であるマイクロ波プラズマ処理を1secずつ行ったものであり、三角のプロットは図示のサイクルまで成膜を行った後、第1の改質処理であるマイクロ波プラズマ処理を3sec行い、その後成膜1サイクル毎に第1の改質処理であるマイクロ波プラズマ処理を1secずつ行ったものである。また、×のプロットは、図示のサイクルまで成膜を行った後、第1の改質処理であるマイクロ波プラズマ処理を10sec行い、その後残りのサイクルの成膜を行ったものであり、四角のプロットは、15サイクル成膜後、第1の改質処理であるマイクロ波プラズマ処理を10sec行い、その後、残りの16サイクルの成膜処理を行ったものである(図5参照)。なお、マイクロ波プラズマ処理の条件は、チャンバ内圧力:20Pa、マイクロ波導入機構1本あたりのマイクロ波出力:200W、マイクロ波導入機構とウエハとのギャップ:80mmとした。 Next, 31 cycles of film formation were performed by changing the timing and length of the microwave plasma treatment which is the first reforming treatment. FIG. 6 is a diagram showing the relationship between the number of reforming treatment start cycles and the film thickness of the interface layer at this time. The diamond-shaped plots in the figure indicate that after film formation is performed up to the illustrated cycle, microwave plasma treatment, which is the first modification process, is performed for 1 sec, and then the first modification process is performed every cycle of the film formation. The microwave plasma treatment is performed every 1 second, and the triangular plot shows that the film is formed until the cycle shown in the figure, and then the microwave plasma treatment, which is the first modification treatment, is performed for 3 seconds. The microwave plasma treatment, which is the first reforming treatment, is performed every 1 sec. In addition, the plot of x is obtained by performing the film formation up to the illustrated cycle, performing the microwave plasma treatment as the first modification treatment for 10 seconds, and then performing the film formation for the remaining cycles. In the plot, after 15 cycles of film formation, the microwave plasma treatment, which is the first modification process, was performed for 10 seconds, and then the remaining 16 cycles of film formation were performed (see FIG. 5). The conditions for the microwave plasma treatment were as follows: the pressure in the chamber: 20 Pa, the microwave output per microwave introduction mechanism: 200 W, and the gap between the microwave introduction mechanism and the wafer: 80 mm.
図6に示すように、第1の改質処理を開始するまでのサイクル数が13サイクル以上で界面層の増膜がみられないことが確認された。つまり13サイクルの膜厚が限界膜厚である。13サイクルは1.05nmの膜厚に相当する。このことから、工程2の成膜処理と工程3の第1の改質処理を繰り返して行う場合に、最初の成膜処理を1.05nm以上の膜厚で行い、第1の改質処理のプラズマ処理を10sec以下で行うことが好ましい。すなわち、成膜処理と第1の改質処理の繰り返し数が2以上の場合に、膜厚を比例分割するのではなく、繰り返し数に関わらず、最初の成膜処理の膜厚を1.05nm以上にすることが好ましい。
As shown in FIG. 6, it was confirmed that the number of cycles until starting the first reforming treatment was 13 cycles or more, and no increase in the thickness of the interface layer was observed. That is, the film thickness of 13 cycles is the limit film thickness. 13 cycles corresponds to a film thickness of 1.05 nm. Therefore, when the film formation process in
以上の実験結果からは、最初の成膜膜厚の好ましい上限値は導かれないが、最初の成膜膜厚は薄いほうが好ましく、1.21nm以下が好ましい。1.21nmは上記実験では15サイクルに相当する。 Although the preferable upper limit value of the initial film thickness is not derived from the above experimental results, it is preferable that the initial film thickness is thin, and 1.21 nm or less is preferable. 1.21 nm corresponds to 15 cycles in the above experiment.
以上のように、CVDまたはALDによりHigh-k膜を成膜した後、成膜温度以下の温度でのラジカル処理による第1の改質処理により膜中の不純物を除去して膜質を向上させるとともに、膜の密度を上昇させることができ、その後の熱処理により小さいサーマルバジェットで膜を結晶化して膜の誘電率を大きく上昇させることができる。また、条件を選択することにより、界面層の増膜等を抑制することができる。 As described above, after a high-k film is formed by CVD or ALD, impurities in the film are removed by the first modification process by radical treatment at a temperature lower than the film formation temperature to improve the film quality. The film density can be increased, and the dielectric constant of the film can be greatly increased by crystallizing the film with a smaller thermal budget for subsequent heat treatment. Further, by selecting the conditions, it is possible to suppress the increase in the thickness of the interface layer.
(第1の実施形態における基礎実験)
図7は、HfO2膜をALDで成膜した後、第1の改質処理を行った後の膜厚方向の不純物(炭素)の濃度を示す図である。サンプルは、Si上にin-situで3.5nmずつ3回処理されたHfO2膜が10nmの厚さで形成され、その上にas depoのHfO2膜が10nmの厚さで形成されたものを用いた。その結果、高温処理である450℃の場合には、成膜温度310℃で炭素濃度が高い値となった。このことから、第1の改質処理の温度は低温で行うことが有利であることが導かれる。
(Basic experiment in the first embodiment)
FIG. 7 is a diagram showing the concentration of impurities (carbon) in the film thickness direction after the first modification process is performed after the HfO 2 film is formed by ALD. In the sample, an HfO 2 film that was processed in-situ at 3.5 nm three times on Si was formed to a thickness of 10 nm, and an as-depo HfO 2 film was formed to a thickness of 10 nm. Was used. As a result, in the case of 450 ° C., which is a high-temperature treatment, the carbon concentration became a high value at a film forming temperature of 310 ° C. From this, it is derived that it is advantageous to perform the first reforming process at a low temperature.
図8は、種々の改質処理の際の界面層の増膜量および膜厚の関係を求めた図であり、丸で囲った部分の拡大図を併せて示す。酸素ガス雰囲気中での紫外線照射処理(UV-O)および酸素ガス雰囲気中でのマイクロ波プラズマ処理(マイクロ波プラズマ-O)は、太い実線で示すように、温度上昇とともに界面層が増膜する傾向であるが、室温におけるUV-O(■RT std UV、□RT UV time、▲RT UV press)は、界面層がほとんど増膜せず、膜厚自体も厚くならない条件が存在することが確認された。 FIG. 8 is a diagram showing the relationship between the amount of film increase and the film thickness of the interface layer during various reforming treatments, and also shows an enlarged view of a circled part. In the ultraviolet irradiation treatment (UV-O) in the oxygen gas atmosphere and the microwave plasma treatment (microwave plasma-O) in the oxygen gas atmosphere, the interface layer increases as the temperature rises, as shown by the thick solid line. Although it is a trend, UV-O at room temperature (■ RT 室温 std UV, □ RT UV time, ▲ RT UV press) confirms that there is a condition that the interface layer hardly increases and the film thickness itself does not increase. It was done.
図9Aは、UV-Oの酸化温度と界面層の厚さとの関係を示す図であり、図9Bは室温におけるUV-Oの種々の条件における界面層の厚さを、450℃、0.10Torrとしたスタンダード条件での処理の場合と比較した図である。これらの図からUV-Oの温度が低下するにつれて界面層の厚さは小さくなっており、また、室温におけるUV-Oはスタンダード条件と比較して0.2nm程度低下できる。 FIG. 9A is a graph showing the relationship between the oxidation temperature of UV-O and the thickness of the interface layer, and FIG. 9B shows the thickness of the interface layer under various conditions of UV-O at room temperature at 450 ° C. and 0.10 Torr. It is the figure compared with the case of the process on the standard conditions. From these figures, the thickness of the interface layer decreases as the temperature of UV-O decreases, and UV-O at room temperature can be reduced by about 0.2 nm compared to the standard condition.
図10は、各処理の際のHfの4fの結合エネルギーのXPS測定時X線照射による変化を示すものであり、膜の安定性を示すものである。この図から700℃のアニールではHfの4fの結合エネルギーの変化は小さく膜の安定性が高いが、O2雰囲気でのUV照射処理、およびマイクロ波プラズマ処理を行ったものについては、Hfの4fの結合エネルギーの変化が大きい。 FIG. 10 shows the change of the binding energy of 4f of Hf during each treatment by X-ray irradiation during XPS measurement, and shows the stability of the film. From this figure, when annealing at 700 ° C., the change in binding energy of 4f of Hf is small and the stability of the film is high. However, in the case of performing UV irradiation treatment in an O 2 atmosphere and microwave plasma treatment, The change in binding energy is large.
図11A、図11B、図11Cは、それぞれ、膜厚2.5nmのHfO2膜のas depo状態と、900℃でスパイクアニールを行ったときと、900℃で10minのアニールを行ったときのHfO2膜のバレンスバンド(価電子帯)におけるX線光電子分光(XPS)スペクトルを示す図である。この図から、as depo時のアモルファスの膜が、サーマルバジェットの小さいスパイクアニールにおいても、900℃で10minの通常の高温アニールと同様に結晶化できることがスペクトル変化から確認された。 11A, FIG. 11B, and FIG. 11C respectively show an as depo state of a 2.5 nm thick HfO 2 film, HfO when spike annealing is performed at 900 ° C., and when annealing is performed at 900 ° C. for 10 minutes. It is a figure which shows the X-ray photoelectron spectroscopy (XPS) spectrum in the valence band (valence band) of 2 films | membranes. From this figure, it was confirmed from the spectrum change that the amorphous film at the time of as depo can be crystallized even in spike annealing with a small thermal budget, similarly to normal high temperature annealing at 900 ° C. for 10 min.
図12A、図12Bは、それぞれ、膜厚4.0nmのHfO2膜のas depo状態と、MITを600Wで30min行ったときのXPSスペクトルを示す図である。この図から、膜厚4.0nmでは600Wで30minのMITにより結晶化できることが確認された。また図13は、膜厚2.5nmのHfO2膜のas depo状態と、600℃でスパイクアニールを行ったものと、MITを2000Wで30min行ったときのXPSスペクトルを示す図である。膜厚2.5nmのときは2000Wで30minというより高出力、長時間の条件で、600℃のスパイクアニールを行ったときと同等に結晶化できることが確認された。 12A and 12B are diagrams showing an as depo state of a 4.0 nm-thickness HfO 2 film and XPS spectra when MIT is performed at 600 W for 30 minutes, respectively. From this figure, it was confirmed that crystallization can be performed by MIT for 30 min at 600 W at a film thickness of 4.0 nm. FIG. 13 is a diagram showing an as depo state of a 2.5 nm thick HfO 2 film, a spike annealed at 600 ° C., and an XPS spectrum when MIT is performed at 2000 W for 30 min. It was confirmed that when the film thickness is 2.5 nm, crystallization can be performed in the same manner as when spike annealing at 600 ° C. is performed under conditions of a high output and a long time of 30 minutes at 2000 W.
(第1の実施形態における電気特性)
次に、第1の実施形態により得られたゲート絶縁膜の電気特性を測定した結果について説明する。
ここでは、シリコンウエハに前処理を施して界面層(SiO2膜)を形成した後、High-k膜として種々の膜厚のHfO2膜を成膜し、その後、後述する図23に示すマイクロ波プラズマ処理装置を用い、以下に示す条件で第1の改質処理としてArプラズマ処理、またはAr窒素プラズマ処理を行った後、第2の改質処理として、抵抗加熱ヒーターを有するUVRFモジュールによる1minのUVRF処理を530℃、580℃、630℃、680℃の各温度で行いゲート絶縁膜を形成した。
・Arプラズマ処理
ウエハ温度:250℃
圧力:20Pa
マイクロ波パワー:2000W
Arガス流量:2000mL/min(sccm)
処理時間:5sec
・Ar窒素プラズマ処理
ウエハ温度:250℃
圧力:20Pa
マイクロ波パワー:1500W
N2ガス流量:200mL/min(sccm)
Arガス流量:1000mL/min(sccm)
処理時間:5sec
(Electrical characteristics in the first embodiment)
Next, the results of measuring the electrical characteristics of the gate insulating film obtained according to the first embodiment will be described.
Here, after pre-processing a silicon wafer to form an interface layer (SiO 2 film), HfO 2 films having various thicknesses are formed as high-k films, and then, a microfigure shown in FIG. After performing Ar plasma treatment or Ar nitrogen plasma treatment as the first modification treatment under the conditions shown below using a wave plasma treatment apparatus, the second modification treatment is performed for 1 minute using a UVRF module having a resistance heater. Was performed at 530 ° C., 580 ° C., 630 ° C., and 680 ° C. to form a gate insulating film.
Ar plasma treatment Wafer temperature: 250 ° C
Pressure: 20Pa
Microwave power: 2000W
Ar gas flow rate: 2000 mL / min (sccm)
Processing time: 5 sec
Ar nitrogen plasma treatment Wafer temperature: 250 ° C
Pressure: 20Pa
Microwave power: 1500W
N 2 gas flow rate: 200 mL / min (sccm)
Ar gas flow rate: 1000 mL / min (sccm)
Processing time: 5 sec
このようにして得られたゲート絶縁膜の電気特性を図14に示す。図14は、横軸に膜のEOTをとり、縦軸にリーク電流(Jg)をとってこれらの関係を示す図である。図中、破線は改質処理を行わない場合のトレンドを示し、白丸は第1の改質処理をArプラズマで行った場合を示し、黒丸は第1の改質処理をAr窒素プラズマで行った場合を示す。また、各プロットの数字は第2の改質処理の温度である。 FIG. 14 shows the electrical characteristics of the gate insulating film thus obtained. FIG. 14 is a diagram showing the relationship between the horizontal axis representing the EOT of the film and the vertical axis representing the leakage current (Jg). In the figure, a broken line indicates a trend when the reforming process is not performed, a white circle indicates a case where the first reforming process is performed with Ar plasma, and a black circle indicates that the first reforming process is performed with Ar nitrogen plasma. Show the case. The number in each plot is the temperature of the second reforming process.
この図に示すように、第1の改質処理および第2の改質処理を行うことにより、EOTおよびリーク電流が改善される傾向にあることがわかる。また、上記条件の中では、第1の改質処理としてAr窒素プラズマ処理を行った後、第2の改質処理を680℃で行ったものがEOTおよびリーク電流が最も低減されることが確認された。 As shown in this figure, it can be seen that the EOT and the leakage current tend to be improved by performing the first reforming process and the second reforming process. Also, under the above conditions, it is confirmed that the EOT and leakage current are most reduced when Ar nitrogen plasma treatment is performed as the first modification treatment and then the second modification treatment is performed at 680 ° C. It was done.
<第2の実施形態>
上記第1の実施形態では、高密度の結晶化したHigh-k膜が得られ、比較的高い誘電率が得られる。しかし、例えばHfO2膜の場合には、通常の結晶化処理では結晶がmonoclinic(単斜晶)であり、誘電率は高々16程度である。したがって、第2の実施形態では、より誘電率の高いcubic(立方晶)(誘電率=29)、tetragonal(正方晶)(誘電率=70)を晶出させてHigh-k膜の誘電率を上昇させる。
<Second Embodiment>
In the first embodiment, a high-density crystallized High-k film can be obtained, and a relatively high dielectric constant can be obtained. However, for example, in the case of an HfO 2 film, the crystal is monoclinic (monoclinic) in a normal crystallization process, and the dielectric constant is about 16 at most. Therefore, in the second embodiment, cubic (dielectric constant = 29) and tetragonal (dielectric constant = 70) having higher dielectric constant are crystallized to increase the dielectric constant of the high-k film. Raise.
本実施形態では、図15に示すように、第1の実施形態の工程1と同様に前処理(工程11)を行った後、第1の実施形態の第2工程と同様にCVDまたはALDでHigh-k膜として、ハフニウム酸化物材料膜、典型的には、HfO2膜、HfSiOx膜を成膜(工程12)する。
In the present embodiment, as shown in FIG. 15, after pre-processing (step 11) is performed as in
成膜後、引き続き、低温でのラジカル処理により、第1の改質処理を行いその時点でHigh-k膜がアモルファス状態になるようにする(工程13)。工程13が終了した段階でHigh-k膜をアモルファス状態にするためには、工程12の成膜処理の際に結晶がほとんど晶出させずにアモルファスになるような低温での成膜を行うか、または工程13の低温でのラジカル処理の際に、バイアス印加によりArイオン等のイオンをHigh-k膜に照射して膜を積極的にアモルファス化する。
After the film formation, a first reforming process is subsequently performed by a radical process at a low temperature so that the High-k film is in an amorphous state at that time (step 13). In order to bring the High-k film into an amorphous state at the stage where
アモルファス化するためのラジカル処理としては、Arガス等の希ガスを用いたマイクロ波プラズマ処理において、シリコン基板に高周波バイアスを印加して膜中にArイオンを照射することによりアモルファス化するものを挙げることができる。 Examples of the radical treatment for amorphization include a microwave plasma treatment using a rare gas such as Ar gas, which is made amorphous by applying a high frequency bias to a silicon substrate and irradiating the film with Ar ions. be able to.
このような状態で、450℃以上の急速昇降温による第2の改質処理を行う(工程14)。この第2の改質処理により、加熱の際に晶出された高温相であるcubicが室温まで持ち来されて誘電率を上昇させることができる。 In this state, the second reforming process is performed by rapid temperature increase / decrease at 450 ° C. or more (step 14). By this second modification treatment, cubic, which is a high-temperature phase crystallized during heating, is brought to room temperature and the dielectric constant can be increased.
ここで、工程14の前にHigh-k膜をアモルファス状態にするのは、工程14の前にわずかでもmonoclonicが晶出していると、その後の処理によらず、ほとんどがmonoclinicになってしまい、結晶制御が行い難くなるからである。 Here, the high-k film is brought into an amorphous state before the step 14 when the monochronic crystallizes even a little before the step 14, most of it becomes monoclinic regardless of the subsequent processing. This is because it becomes difficult to control the crystal.
結晶制御を行うためには、膜中に相変化を促進する成分を含有させることが好ましい。例えばHigh-k膜がHfO2の場合には、相変化を促進する成分としてはSi、Zr、Y、Ce、Sr、N等を挙げることができる。これらを含有させる手法としては、HfO2膜にHfZrOx膜またはHfSiOx膜等を積層させる手法や、成膜時にこれら成分を含有する化合物を成膜原料の一部として用いる手法等を挙げることができる。また、これら成分を膜中にドーピングすることも有効である。また、分極を促進する成分であるTiまたはBaを膜中に導入することも好ましい。Tiを含有する手法としては、HfTiOxを積層する手法や、成膜時にTiをこれら成分を含有する化合物を成膜原料の一部として用いる手法等を用いることができる。 In order to control the crystal, it is preferable to contain a component that promotes phase change in the film. For example, when the High-k film is HfO 2 , Si, Zr, Y, Ce, Sr, N, and the like can be cited as components that promote phase change. Examples of the method of containing these include a method of stacking an HfZrOx film or an HfSiOx film on an HfO 2 film, a method of using a compound containing these components as part of a film forming raw material during film formation, and the like. It is also effective to dope these components into the film. It is also preferable to introduce Ti or Ba, which is a component that promotes polarization, into the film. As a method of containing Ti, a method of stacking HfTiOx, a method of using a compound containing Ti and these components as a part of a film forming raw material during film formation, or the like can be used.
これら成分の中では、誘電率の高いtetragonalを晶出させることができることから膜中にNを含有させることが好ましい。High-k膜中にNを含有させるためには、ラジカル処理の際に、Arイオンの他にNイオンを膜中に引き込んでNを膜中にドーピングする手法を用いることが好ましい。 Among these components, it is preferable to contain N in the film because tetragonal having a high dielectric constant can be crystallized. In order to contain N in the High-k film, it is preferable to use a technique of doping N into the film by drawing N ions in addition to Ar ions during the radical treatment.
(第2の実施形態における実験結果)
ALDにより250℃で成膜したHfO2膜と、310℃で成膜したHfO2膜を900℃でスパイクアニールした後にin-plane XRDにより結晶性を把握した。なお、250℃で成膜したHfO2膜はas depo状態でアモルファスであり、310℃で成膜したHfO2膜はas depo状態で僅かに結晶化していた。in-plane XRDの結果を図16に示す。この図に示すように、250℃で成膜した後にスパイクアニールしたものは、310℃で成膜した後にスパイクアニールしたものよりもcubicまたはtetragonal部分のX線回折強度が高いことが確認された。
(Experimental results in the second embodiment)
And HfO 2 film formed at 250 ° C. The ALD, grasped crystalline by in-plane XRD the HfO 2 film formed at 310 ° C. After spike anneal at 900 ° C.. Note that the HfO 2 film formed at 250 ° C. was amorphous in the as depo state, and the HfO 2 film formed at 310 ° C. was slightly crystallized in the as depo state. The result of in-plane XRD is shown in FIG. As shown in the figure, it was confirmed that the spike annealed after film formation at 250 ° C. had higher X-ray diffraction intensity in the cubic or tetragonal portion than that subjected to spike anneal after film formation at 310 ° C.
<第3の実施形態>
第3の実施形態では、改質処理として上述したマイクロ波照射処理(MIT)のみを行う。すなわち、上記第1の実施形態においては、結晶化のための第2の改質処理としてMITを用いたが、本実施形態ではMITのみで高密度化および結晶化を行う。
<Third Embodiment>
In the third embodiment, only the above-described microwave irradiation process (MIT) is performed as the modification process. That is, in the first embodiment, MIT is used as the second modification process for crystallization, but in this embodiment, the density is increased and the crystallization is performed only by MIT.
具体的には、図17に示すように、第1の実施形態における工程1と同じ前処理を行い(工程21)、その後、工程2と同様にCVDまたはALDによりHigh-k膜の成膜を行い(工程22)、その後にMITによる改質処理を行う(工程23)。
Specifically, as shown in FIG. 17, the same pretreatment as in
MITは、上述したように、電磁波エネルギーを膜の内部に作用させることができるので、極めて小さいサーマルバジェットで、膜の高密度化と結晶化を同時に行うことができる。この際のマイクロ波の周波数としては、860MHz以上を用いることができ、例えば2.45GHzや5.8GHzといった高周波数のマイクロ波照射によってより高い改質効果を期待することができる。 As described above, since MIT can cause electromagnetic energy to act on the inside of the film, the film can be densified and crystallized at the same time with a very small thermal budget. As the microwave frequency at this time, 860 MHz or more can be used. For example, a higher modification effect can be expected by microwave irradiation at a high frequency such as 2.45 GHz or 5.8 GHz.
また、MITで形成されるマイクロ波電界は、単にmonoclinicに結晶化するだけでなく、High-k膜の分極している部分に作用し、結晶性を制御できる可能性がある。実際にHfO2膜をALDにより成膜した後、MIT処理を行った結果、膜の密度を9.8g/cm2程度にすることができ、monoclinicのHfO2膜の理論密度である9.68g/cm2よりも高い値が得られた。このことから、より密度が高いcubic(密度10.2g/cm2)が晶出していると推定される。 In addition, the microwave electric field formed by MIT may not only crystallize monoclinically but also acts on the polarized part of the High-k film, and may control the crystallinity. After actually forming the HfO 2 film by ALD and performing the MIT process, the density of the film can be reduced to about 9.8 g / cm 2 , which is 9.68 g which is the theoretical density of the monoclinic HfO 2 film. A value higher than / cm 2 was obtained. From this, it is presumed that cubic (density 10.2 g / cm 2 ) having a higher density is crystallized.
(第3の実施形態における電気特性)
次に、第3の実施形態により得られたゲート絶縁膜の電気特性を測定した結果について説明する。
ここでは、シリコンウエハに前処理を施して界面層(SiO2膜)を形成した後、High-k膜として膜厚2.5nmおよび3.5nmのHfO2膜を成膜し、その後、後述する図28に示す処理装置によりMITによる改質処理を行ってゲート絶縁膜を形成した。その際の条件は、マイクロ波出力:2000W、処理時間:3minとした。
(Electrical characteristics in the third embodiment)
Next, the results of measuring the electrical characteristics of the gate insulating film obtained by the third embodiment will be described.
Here, after pre-processing the silicon wafer to form an interface layer (SiO 2 film), HfO 2 films having a film thickness of 2.5 nm and 3.5 nm are formed as High-k films, and will be described later. A gate insulating film was formed by performing a modification process using MIT with the processing apparatus shown in FIG. The conditions at that time were microwave output: 2000 W and processing time: 3 min.
このようにして得られたゲート絶縁膜の電気特性を図18に示す。図18は、横軸に膜のEOTをとり、縦軸にリーク電流(Jg)をとってこれらの関係を示す図である。図18には比較のため、改質処理を行わないas depoのもの、および改質処理として700℃でのランプアニールのみを行ったものについてもプロットしている。 FIG. 18 shows the electrical characteristics of the gate insulating film thus obtained. FIG. 18 is a diagram showing the relationship between the horizontal axis representing the EOT of the film and the vertical axis representing the leakage current (Jg). For comparison, FIG. 18 also plots an as depo that is not subjected to the reforming process and a lamp that is subjected only to lamp annealing at 700 ° C. as the reforming process.
この図に示すように、成膜後、MITによる改質処理を行うことにより、リーク電流が大幅に改善されていることが確認された。 As shown in this figure, it was confirmed that the leakage current was greatly improved by performing the modification treatment by MIT after the film formation.
<第4の実施形態>
第4の実施形態では、改質処理として上述した発光ダイオード(LED)による加熱処理のみを行う。すなわち、上記第1の実施形態においては、結晶化のための第2の改質処理としてLED加熱を用いたが、本実施形態ではLED加熱のみで高密度化および結晶化を行う。
<Fourth Embodiment>
In 4th Embodiment, only the heat processing by the light emitting diode (LED) mentioned above as a modification | reformation process is performed. That is, in the first embodiment, LED heating is used as the second reforming process for crystallization, but in this embodiment, the density is increased and the crystallization is performed only by LED heating.
具体的には、図19に示すように、第1の実施形態における工程1と同じ前処理を行い(工程31)、その後、工程2と同様にCVDまたはALDによりHigh-k膜の成膜を行い(工程32)、その後にLED加熱による改質処理を行う(工程33)。
Specifically, as shown in FIG. 19, the same pretreatment as in
LED加熱は、上述したように、加熱源の黒体輻射ではなく、電子とホールの再結合による電磁輻射を利用した加熱であり、しかもシリコン基板に対する吸収率が高いことから、HfO2膜やHfSiOx膜の温度をあまり上昇させずに改質を行うことができる。LEDによりある程度不純物の除去もできるため、LED加熱のみで高密度化および結晶化を行うことが可能である。 As described above, the LED heating is heating using electromagnetic radiation due to recombination of electrons and holes, not black body radiation of the heating source, and also has a high absorptance with respect to the silicon substrate. Therefore, the HfO 2 film or HfSiOx The modification can be carried out without increasing the temperature of the membrane so much. Since impurities can be removed to some extent by the LED, it is possible to increase the density and crystallize only by heating the LED.
<本発明の実施形態を実現するための処理システム>
次に、本実施形態の方法を実現するためのシステムの例について説明する。
図20は上記第1の実施形態を実現するための処理システムの例を示す図である。この処理システム100は、工程1の前処理を行った後のシリコンウエハに対して工程2以降の処理を行うものである。
<A processing system for realizing an embodiment of the present invention>
Next, an example of a system for realizing the method of this embodiment will be described.
FIG. 20 is a diagram illustrating an example of a processing system for realizing the first embodiment. The
図20に示すように、この処理システム100は、High-k膜を成膜する2つの成膜装置1,2、およびHigh-k膜に対して第1の改質処理を行う第1の改質処理装置3、および第2の改質処理を行う第2の改質処理装置4を有しており、これら成膜装置1,2,ならびに第1および第2の改質処理装置3,4は、六角形をなすウエハ搬送室5の4つの辺にそれぞれ対応して設けられている。また、ウエハ搬送室5の他の2つの辺にはそれぞれロードロック室6,7が設けられている。これらロードロック室6,7のウエハ搬送室5と反対側にはウエハ搬入出室8が設けられており、ウエハ搬入出室8のロードロック室6,7と反対側にはシリコンウエハ(以下、単にウエハと記す)Wを収容可能な3つのフープ(FOUP)Fを取り付けるポート9,10,11が設けられている。
As shown in FIG. 20, this
成膜装置1,2、第1および第2の改質処理装置3,4、ロードロック室6,7は、同図に示すように、ウエハ搬送室5の各辺にゲートバルブGを介して接続され、これらは各ゲートバルブGを開放することによりウエハ搬送室5と連通され、各ゲートバルブGを閉じることによりウエハ搬送室5から遮断される。また、ロードロック室6,7のウエハ搬入出室8に接続される部分にもゲートバルブGが設けられており、ロードロック室6,7は、ゲートバルブGを開放することによりウエハ搬入出室8に連通され、これらを閉じることによりウエハ搬入出室8から遮断される。
The
ウエハ搬送室5内には、成膜装置1,2、第1および第2の改質処理装置3,4、およびロードロック室6,7に対して、ウエハWの搬入出を行うウエハ搬送装置12が設けられている。このウエハ搬送装置12は、ウエハ搬送室5の略中央に配設されており、回転および伸縮可能な回転・伸縮部13の先端にウエハWを保持する2つのブレード14a,14bを有しており、これら2つのブレード14a,14bは互いに反対方向を向くように回転・伸縮部13に取り付けられている。なお、このウエハ搬送室5内は所定の真空度に保持されるようになっている。
In the
ウエハ搬入出室8の天井部にはHEPAフィルタ(図示せず)が設けられており、このHEPAフィルタを通過して有機物やパーティクル等が除去された清浄な空気がウエハ搬入出室8内にダウンフロー状態で供給され、大気圧の清浄空気雰囲気でウエハWの搬入出が行われるようになっている。ウエハ搬入出室8のフープF取り付け用の3つのポート9,10,11にはそれぞれシャッター(図示せず)が設けられており、これらポート9,10,11にウエハWを収容したまたは空のフープが直接取り付けられ、取り付けられた際にシャッターが外れて外気の侵入を防止しつつウエハ搬入出室8と連通するようになっている。また、ウエハ搬入出室8の側面にはアライメントチャンバー15が設けられており、そこでウエハWのアライメントが行われる。
The ceiling of the wafer loading /
ウエハ搬入出室8内には、フープFに対するウエハWの搬入出およびロードロック室6,7に対するウエハWの搬入出を行うウエハ搬送装置16が設けられている。このウエハ搬送装置16は、2つの多関節アームを有しており、フープFの配列方向に沿ってレール18上を走行可能となっており、その先端のハンド17上にウエハWを載せてその搬送を行う。なお、図20では一方のハンド17がウエハ搬入出室8に存在し、他方のハンドはフープF内に挿入されている状態を示している。
In the wafer loading /
処理システム100の構成部、例えば成膜装置1,2、第1および第2の改質処理装置3,4、ウエハ搬送装置12,16等は、コンピュータからなる制御部20に接続されて制御される構成となっている。また、制御部20には、オペレータがシステムを管理するためにコマンドの入力操作等を行うキーボードや、システムの稼働状況を可視化して表示するディスプレイ等からなるユーザーインターフェース21が接続されている。さらに、制御部20には、システムで実行される各種処理を制御部20の制御にて実現するための制御プログラムや、処理条件に応じて各構成部に処理を実行させるためのプログラムすなわち処理レシピが格納された記憶部22が接続されている。処理レシピは記憶部22の中の記憶媒体に記憶されている。記憶媒体は、ハードディスクであってもよいし、CDROM、DVD、フラッシュメモリ等の可搬性のものであってもよい。また、他の装置から、例えば専用回線を介してレシピを適宜伝送させるようにしてもよい。
The components of the
そして、必要に応じて、ユーザーインターフェース21からの指示等にて任意の処理レシピを記憶部22から呼び出して制御部20に実行させることで、制御部20の制御下で、処理システムでの所望の処理が行われる。なお、制御部20は、各構成部を直接制御するようにしてもよいし、各構成部に個別のコントローラを設けそれらを介して制御するようにしてもよい。
Then, if necessary, an arbitrary processing recipe is called from the storage unit 22 by an instruction from the
このような処理システム100においては、まず、前処理が行われたウエハWを収容したフープFがローディングされる。
In such a
次いで、大気圧の清浄空気雰囲気に保持されたウエハ搬入出室8内のウエハ搬送装置16により、フープFからウエハWを一枚取り出してアライメントチャンバー15に搬入し、ウエハWの位置合わせを行う。引き続き、ウエハWをロードロック室6,7のいずれかに搬入し、そのロードロック内を真空引きした後、ウエハ搬送室5内のウエハ搬送装置12によりそのロードロック内のウエハを取り出し、ウエハWを成膜装置1または2に装入して、工程2の成膜処理を行う。High-k膜成膜後のウエハWをウエハ搬送装置12により取り出し、引き続き第1の改質処理装置3に搬入して工程3の第1の改質処理を行う。その後、ウエハ搬送装置12により、第1の改質処理装置3内のウエハWを取り出して第2の改質処理装置4に挿入して工程4の第2の改質処理を行う。その後成膜後のウエハWをウエハ搬送装置12によりロードロック室6,7のいずれかに搬入し、その中を大気圧に戻した後、ウエハ搬入出室8内のウエハ搬送装置16によりロードロック室内のウエハWを取り出し、フープFのいずれかに収容される。このような動作を1ロットのウエハWに対して行い、1セットの処理が終了する。このような処理により、真空を破ることなく成膜処理、第1の改質処理および第2の改質処理を連続して行うことができ、高密度で結晶化された良質のゲート絶縁膜が形成される。
Next, one wafer W is taken out from the FOUP F and carried into the
<成膜装置>
次に、工程2の成膜装置1(2)について説明する。
図21は、成膜装置1の一例を示す断面図である。この成膜装置1は、気密に構成された略円筒状のチャンバ31を有しており、その中には被処理体であるウエハWを水平に支持するためのサセプタ32がその中央下部に設けられた円筒状の支持部材33により支持された状態で配置されている。このサセプタ32はAlN等のセラミックスからなっている。また、サセプタ32にはヒーター35が埋め込まれており、このヒーター35にはヒーター電源36が接続されている。一方、サセプタ32の上面近傍には熱電対37が設けられており、熱電対37の信号はコントローラ38に伝送されるようになっている。そして、コントローラ38は熱電対37の信号に応じてヒーター電源36に指令を送信し、ヒーター35の加熱を制御してウエハWを所定の温度に制御するようになっている。
<Deposition system>
Next, the film forming apparatus 1 (2) in
FIG. 21 is a cross-sectional view illustrating an example of the
なお、チャンバ31の内壁、およびサセプタ32および支持部材33の外周には、付着物が堆積することを防止するための石英ライナー39が設けられている。石英ライナー39とチャンバ31の壁部との間にはパージガス(シールドガス)を流すようになっており、これにより壁部へ付着物が堆積することが防止されコンタミネーションが防止される。また、石英ライナー39はチャンバ31内のメンテナンスが効率的に行われるように取り外しが可能となっている。
A
チャンバ31の天壁31aには、円形の孔31bが形成されており、そこからチャンバ31内へ突出するシャワーヘッド40が嵌め込まれている。シャワーヘッド40は、成膜用のガスをチャンバ31内に吐出するためのものであり、その上部には原料ガスが導入される第1の導入路41と、酸化剤が導入される第2の導入路42とが接続されている。シャワーヘッド40の内部には上下2段に空間43、44が設けられている。上側の空間43には第1の導入路41が繋がっており、この空間43から第1のガス吐出路45がシャワーヘッド40の底面まで延びている。下側の空間44には第2の導入路42が繋がっており、この空間44から第2のガス吐出路46がシャワーヘッド40の底面まで延びている。すなわち、シャワーヘッド40は、金属原料ガスと酸化剤とが混じることなく、空間43,44で均一に拡散してそれぞれ独立して吐出路45および46から吐出するポストミックスタイプとなっている。
A
なお、サセプタ32は図示しない昇降機構により昇降可能となっており、原料ガスに曝される空間を極小化するようにプロセスギャップが調整される。
The
チャンバ31の底壁には、下方に向けて突出する排気室51が設けられている。排気室51の側面には排気管52が接続されており、この排気管52には排気装置53が接続されている。そしてこの排気装置53を作動させることによりチャンバ31内を所定の真空度まで減圧することが可能となっている。
An
チャンバ31の側壁には、ウエハ搬送室5との間でウエハWの搬入出を行うための搬入出口54と、この搬入出口54を開閉するゲートバルブGとが設けられている。
On the side wall of the
原料ガスおよび酸化剤としては、上述したようなものを用いることができ、CVDの場合には原料ガスが第1の導入路41、酸化剤が第2の導入路42を通って同時にシャワーヘッド40に供給され、ALDの場合は交互に供給される。原料ガスは、例えば原料容器から液体状の原料を圧送して気化器で気化させて供給される。
As the raw material gas and the oxidizing agent, those described above can be used. In the case of CVD, the raw material gas passes through the
このように構成された成膜装置においては、まず、チャンバ31内にウエハWを搬入した後、その中を排気して所定の真空状態とし、ヒーター35によりウエハWを所定温度に加熱する。
In the film forming apparatus configured as described above, first, the wafer W is loaded into the
この状態でCVDの場合は第1導入路41および第2導入路42を介して原料ガスと酸化剤とを同時にシャワーヘッド40を介してチャンバ31内に導入し、ALDの場合にはこれらを交互にチャンバ31内に導入する。
In this state, in the case of CVD, the source gas and the oxidizing agent are simultaneously introduced into the
これにより、加熱されたウエハW上で原料ガスと酸化剤とが反応し、ウエハW上に所定のHigh-k膜が成膜される。 Thereby, the source gas and the oxidant react on the heated wafer W, and a predetermined High-k film is formed on the wafer W.
<第1の改質処理装置の第1の例>
次に、第1の改質処理装置の第1の例について説明する。
第1の例は、紫外線照射装置の例である。図22は、第1の改質処理装置の第1の例を示す断面図である。この例では第1の改質処理装置3-1は、気密に構成された略円筒状のチャンバ61を有しており、チャンバ61内にはウエハWを回転可能に支持する支持部材62が回転可能に設けられている。支持部材62の回転軸63は下方に延び、チャンバ61外の回転駆動機構64により回転されるようになっている。
<First Example of First Modification Processing Apparatus>
Next, a first example of the first reforming apparatus will be described.
The first example is an example of an ultraviolet irradiation device. FIG. 22 is a cross-sectional view showing a first example of the first reforming apparatus. In this example, the first reforming apparatus 3-1 has a substantially
チャンバ61の外周には環状に排気経路65が設けられており、チャンバ61と排気経路65は排気孔66を介して繋がっている。そして、排気径路65の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ61内が排気されるようになっている。
An
チャンバ61の天壁には、紫外線を照射する紫外線ランプ67が設けられており、チャンバ61内のウエハWに紫外線を照射するようになっている。また、チャンバ61の天壁にはガス導入管68が挿入されており、ガス導入管68にはガス供給管69が接続されていて、ガス供給管69およびガス導入管68を介してO2ガスがチャンバ61内に導入されるようになっている。
An
チャンバ61の底部にはランプ室70が設けられており、ランプ室70の上面は石英等の透明材料からなる透光板71が設けられている。ランプ室内には複数の加熱ランプ72が設けられており、ウエハWを加熱することが可能となっている。なお、ランプ室70の底面と回転駆動機構64との間には、回転軸63を囲むようにベローズ73が設けられている。
A
このように構成された第1の改質処理装置3-1においては、まず、チャンバ61内にウエハWを搬入した後、その中を排気して所定の真空状態とし、回転駆動機構64により支持部材62を介してウエハWを回転させるとともに必要に応じてランプ室70のランプ72によりウエハWを所定温度に加熱する。室温の処理の場合には、ランプ72を使用しない。
In the first modification processing apparatus 3-1 configured as described above, after the wafer W is first loaded into the
この状態でO2ガスをチャンバ61内に導入するとともに紫外線ランプ67を照射することにより、ウエハW上のHigh-k膜に第1の改質処理として紫外線励起ラジカル酸化処理が施される。これにより、High-k膜の不純物が除去されるとともに、膜が緻密化される。
In this state, by introducing O 2 gas into the
<第1の改質処理装置の第2の例>
次に、第1の改質処理装置の第2の例について説明する。
第2の例はマイクロ波プラズマ装置の例であり、RLSA(Radial Line Slot Antenna)マイクロ波プラズマ方式のマイクロ波プラズマ処理装置として構成される。図23は、第1の改質処理装置の第2の例を示す断面図である。この例では第1の改質処理装置3-2は、略円筒状のチャンバ81と、その中に設けられたサセプタ82と、チャンバ81の側壁に設けられた処理ガスを導入するガス導入部83と、チャンバ81の上部の開口部に臨むように設けられ、多数のマイクロ波透過孔84aが形成された平面アンテナ84と、マイクロを発生させるマイクロ波発生部85と、マイクロ波発生部85を平面アンテナ84に導くマイクロ波伝送機構86とを有している。
<Second Example of First Modification Processing Apparatus>
Next, a second example of the first reforming apparatus will be described.
The second example is an example of a microwave plasma apparatus, and is configured as an RLSA (Radial Line Slot Antenna) microwave plasma type microwave plasma processing apparatus. FIG. 23 is a cross-sectional view showing a second example of the first reforming apparatus. In this example, the first reforming apparatus 3-2 includes a substantially
平面アンテナ84の下方には誘電体からなるマイクロ波透過板91が設けられ、平面アンテナ84の上にはシールド部材92が設けられている。シールド部材92は水冷構造となっている。なお、平面アンテナ84の上面には誘電体からなる遅波材が設けられていてもよい。
A
マイクロ波伝送機構86は、マイクロ波発生部85からマイクロ波を導く水平方向に伸びる導波管101と、平面アンテナ84から上方に伸びる内導体103および外導体104からなる同軸導波管102と、導波管101と同軸導波管102との間に設けられたモード変換機構105とを有している。なお、符号93は排気管である。
The
サセプタ82には、イオン引き込みのための高周波電源106が接続されており、High-k膜にイオンを引き込んで膜をアモルファス状にすることが可能となっている。
The
このように構成される第1の改質処理装置3-2は、マイクロ波発生部85で発生したマイクロ波をマイクロ波伝送機構86を介して所定のモードで平面アンテナ84に導き、平面アンテナ84のマイクロ波透過孔84aおよびマイクロ波透過板91を通ってチャンバ81内に均一に供給し、そのマイクロ波により、ガス導入部83から供給された処理ガスをプラズマ化してそのプラズマ中のラジカルによりウエハW上のHigh-k膜に第1の改質処理(マイクロ波プラズマ処理)を施す。処理ガスとしては、O2ガス、O2ガス+希ガス、希ガス、希ガス+N2ガスを用いることができる。
The first reforming apparatus 3-2 configured in this manner guides the microwave generated by the
<第1の改質処理装置の第3の例>
次に、第1の改質処理装置の第3の例について説明する。
第3の例は、小型マイクロ波照射機構を複数用いたマイクロ波プラズマ装置の例である。図24は、第1の改質処理装置の第3の例を示す断面図である。この例では第1の改質処理装置3-3は、気密に構成された略円筒状のチャンバ111を有しており、チャンバ111内にはウエハWを載置するサセプタ112がその中央を支持脚113で支持された状態で設けられている。サセプタ112にはヒーター114が埋め込まれており、このヒーター114にはヒーター電源115が接続されており、熱電対(図示せず)の温度信号に基づいてコントローラ(図示せず)によりウエハWの温度を制御するようになっている。
<Third example of first reforming apparatus>
Next, a third example of the first reforming apparatus will be described.
The third example is an example of a microwave plasma apparatus using a plurality of small microwave irradiation mechanisms. FIG. 24 is a cross-sectional view showing a third example of the first reforming apparatus. In this example, the first reforming apparatus 3-3 has a substantially
チャンバ111の外周には環状に排気経路116が設けられており、チャンバ111と排気経路116は排気孔117を介して繋がっている。そして、排気径路116の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ111内が排気されるようになっている。
The
チャンバ111の天壁には、図25に示すように、マイクロ波プラズマ源を構成し、プラズマ生成用のマイクロ波をチャンバ111内に導入する6本のマイクロ波導入機構が118設けられている。このマイクロ波導入機構118は第2の例のマイクロ波を導入する機構を小型にしたものであり、筒状の同軸ケーブルからなる導波管と、その先端に設けられた平面アンテナと、導波管を移動可能に設けられたチューナとを有している。チューナをアンテナ部と一体的に設けたので、チューナを簡易な構造のスラグチューナとすることができ、マイクロ波導入機構118を極めてコンパクトな構造とすることができる。
On the top wall of the
また、チャンバ111の天壁にはガス導入管119が挿入されており、ガス導入管119にはガス供給管120が接続されていて、ガス供給管120およびガス導入管119を介して処理ガスがチャンバ111内に導入されるようになっている。
In addition, a
このように構成される第1の改質処理装置3-3は、まず、チャンバ111内にウエハWを搬入した後、その中を排気して所定の真空状態とし、図示しないマイクロ波発生部で発生したマイクロ波をアンプで増幅して導波路を介してマイクロ波導入機構118に導き、そこに内蔵された平面アンテナからチャンバ111内にマイクロ波を導入するとともに、ガス供給管120およびガス導入管119を介してチャンバ111内に処理ガスを導入し、マイクロ波により処理ガスをプラズマ化してそのプラズマ中のラジカルによりウエハW上のHigh-k膜に第1の改質処理(マイクロ波プラズマ処理)を施す。処理ガスとしては、O2ガス、O2ガス+希ガス、希ガス、希ガス+N2ガスを用いることができる。
The first reforming apparatus 3-3 configured as described above first loads the wafer W into the
本例のマイクロ波導入機構118はコンパクトな構造であるため、設置の自由度が高く、ウエハWの高さ位置等に応じて角度を可変としてウエハWに対してマイクロ波が効率良く照射できるように調整することが可能である。
Since the
<第2の改質処理装置の第1の例>
次に、第2の改質処理装置の第1の例について説明する。
第1の例は、ランプ加熱を用いたRTP装置として構成され、High-k膜に対してスパイクアニールを施すものである。図26は、第2の改質処理装置の第1の例を示す断面図である。この例では第2の改質処理装置4-1は、気密に構成された略円筒状のチャンバ121を有しており、チャンバ121内にはウエハWを回転可能に支持する支持部材122が回転可能に設けられている。支持部材122の回転軸123は下方に延び、チャンバ121外の回転駆動機構124により回転されるようになっている。
<First Example of Second Reforming Treatment Apparatus>
Next, a first example of the second reforming apparatus will be described.
The first example is configured as an RTP apparatus using lamp heating and performs spike annealing on the High-k film. FIG. 26 is a cross-sectional view showing a first example of the second reforming apparatus. In this example, the second reforming apparatus 4-1 has a substantially
チャンバ121の外周には環状に排気経路125が設けられており、チャンバ121と排気経路125は排気孔126を介して繋がっている。そして、排気径路125の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ121内が排気されるようになっている。
The
チャンバ121の天壁には、ガス導入管128が挿入れており、ガス導入管128にはガス供給管129が接続されていて、ガス供給管129およびガス導入管128を介して処理ガスがチャンバ121内に導入されるようになっている。処理ガスとしてはArガス等の希ガスやN2ガスを好適に用いることができる。
A
チャンバ121の底部にはランプ室130が設けられており、ランプ室130の上面は石英等の透明材料からなる透光板131が設けられている。ランプ室内には複数の加熱ランプ132が設けられており、ウエハWを加熱することが可能となっている。なお、ランプ室130の底面と回転駆動機構124との間には、回転軸123を囲むようにベローズ133が設けられている。
A
このように構成された第2の改質処理装置4-1においては、まず、チャンバ121内にウエハWを搬入した後、その中を排気して所定の真空状態とし、チャンバ121内に処理ガスを導入しつつ、回転駆動機構124により支持部材122を介してウエハWを回転させるとともにランプ室130のランプ132によりウエハWを急速に昇温し所定温度になった時点でランプ132をオフにして急速に降温する。これにより、小さいサーマルバジェットでHigh-k膜の結晶化処理が可能となる。
In the second modification processing apparatus 4-1 configured as described above, first, after the wafer W is loaded into the
なお、ウエハWは必ずしも回転させなくてもよい。また、ランプ室130をウエハWの上方に配置してもよい。その場合にはウエハWの裏面側に冷却機構を設けて、より急速な降温を可能にしてもよい。
Note that the wafer W is not necessarily rotated. The
<第2の改質処理装置の第2の例>
次に、第2の改質処理装置の第2の例について説明する。
第2の例は、抵抗加熱ヒーターを備えた加熱装置の例である。図27は、第2の改質処理装置の第2の例を示す断面図である。この例では第2の改質処理装置4-2は、気密に構成された略円筒状のチャンバ141を有しており、チャンバ141内にはウエハWを載置するサセプタ142がその中央を支持脚143で支持された状態で設けられている。サセプタ142には抵抗加熱ヒーター144が埋め込まれており、このヒーター144にはヒーター電源145が接続されており、熱電対(図示せず)の温度信号に基づいてコントローラ(図示せず)によりウエハWの温度を制御するようになっている。
<Second Example of Second Reforming Apparatus>
Next, a second example of the second reforming apparatus will be described.
The second example is an example of a heating device provided with a resistance heater. FIG. 27 is a cross-sectional view showing a second example of the second reforming apparatus. In this example, the second reforming apparatus 4-2 has a substantially
チャンバ141の外周には環状に排気経路146が設けられており、チャンバ141と排気経路146は排気孔147を介して繋がっている。そして、排気径路146の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ141内が排気されるようになっている。
An
チャンバ141の天壁にはガス導入管148が挿入されており、ガス導入管148にはガス供給管149が接続されていて、ガス供給管149およびガス導入管148を介して処理ガスがチャンバ141内に導入されるようになっている。処理ガスとしては、Arガス等の希ガスやN2ガスを好適に用いることができる。
A
このように構成される第2の改質処理装置4-2においては、まず、チャンバ141内にウエハWを搬入した後、その中を排気して所定の真空状態とし、チャンバ141内に処理ガスを導入しつつ、抵抗加熱ヒーター144によりウエハWを加熱し、700℃以下の所定の温度になった時点でその温度を所定時間保持し、その後、抵抗加熱ヒーターをオフにする。
In the second modification processing apparatus 4-2 configured as described above, first, after the wafer W is loaded into the
このように比較的低温でアニール処理を行うので、小さいサーマルバジェットでHigh-k膜の結晶化処理を行うことができる。 Since the annealing process is performed at a relatively low temperature as described above, the high-k film can be crystallized with a small thermal budget.
<第2の改質処理装置の第3の例>
次に、第2の改質処理装置の第3の例について説明する。
第3の例は、マイクロ波照射機構を複数用いたマイクロ波加熱装置の例である。図28は、第2の改質処理装置の第3の例を示す断面図である。この例では第2の改質処理装置4-3は、気密に構成された略円筒状のチャンバ151を有しており、チャンバ151内にはウエハWを載置する載置台152がその中央を支持脚153で支持された状態で設けられている。
<Third example of second reforming apparatus>
Next, a third example of the second reforming apparatus will be described.
The third example is an example of a microwave heating apparatus using a plurality of microwave irradiation mechanisms. FIG. 28 is a cross-sectional view showing a third example of the second reforming apparatus. In this example, the second reforming apparatus 4-3 has a substantially
チャンバ151の外周には環状に排気経路155が設けられており、チャンバ151と排気経路155は排気孔156を介して繋がっている。そして、排気径路155の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ151内が排気されるようになっている。
An
チャンバ151の天壁には、マイクロ波を照射する6本のマイクロ波照射機構が157設けられている。このマイクロ波照射機構157は860MHz以上の所定の波長のマイクロ波を照射してウエハWに形成されたHigh-k膜をマイクロ波加熱するためのものである。
The top wall of the
また、チャンバ151の天壁にはガス導入管158が挿入れており、ガス導入管158にはガス供給管159が接続されていて、ガス供給管159およびガス導入管158を介して処理ガスがチャンバ151内に導入されるようになっている。処理ガスとしては、Arガス等の希ガスやN2ガスを好適に用いることができる。
In addition, a
このように構成される第2の改質処理装置4-3は、まず、チャンバ151内にウエハWを搬入した後、その中を排気して所定の真空状態とし、ガス供給管159およびガス導入管158を介してチャンバ151内に処理ガスを導入しつつ、所定波長のマイクロ波を所定の出力でマイクロ波照射機構157からウエハWに向けて照射し、電磁波エネルギーによる内部加熱によりHigh-k膜を直接加熱する。このため400℃以下の低温でHigh-k膜を結晶化することができる。
The second reforming apparatus 4-3 configured as described above first loads the wafer W into the
なお、このマイクロ波加熱装置は、上記第3の実施形態の改質処理装置としても用いることができる。 Note that the microwave heating apparatus can also be used as the reforming apparatus of the third embodiment.
<第2の改質処理装置の第4の例>
次に、第2の改質処理装置の第4の例について説明する。
第4の例は、LEDを用いたLED加熱装置の例である。図29は、第2の改質処理装置の第4の例を示す断面図である。この例では第2の改質処理装置4-4は、気密に構成された略円筒状のチャンバ161を有しており、チャンバ161内にはウエハWを載置する載置台162がその中央を支持脚163で支持された状態で設けられている。
<Fourth example of second reforming apparatus>
Next, a fourth example of the second reforming apparatus will be described.
The fourth example is an example of an LED heating device using LEDs. FIG. 29 is a cross-sectional view showing a fourth example of the second reforming apparatus. In this example, the second reforming apparatus 4-4 has a substantially
チャンバ161の外周には環状に排気経路165が設けられており、チャンバ161と排気経路165は排気孔166を介して繋がっている。そして、排気径路165の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ161内が排気されるようになっている。
An
チャンバ161の上部にはLEDユニット170が設けられている。LEDユニット170は、チャンバ161の天壁の中央に嵌め込まれ、載置台162よりも少し大きな径を有する円筒状をなす銅製の冷却部材171と、冷却部材171のウエハWに対向する面に、ウエハWに対応するように設けられた円形の凹部172と、凹部172に設けられた良熱伝導性の絶縁部材からなる支持部材173に複数のLED174が搭載されたLEDアレイ175と、凹部172を覆うようにウエハWと対向して設けられた石英等のLEDからの光を透過する光透過部材176とを有している。冷却部材171には冷却媒体流路177が設けられており、その中に0℃以下、例えば-50℃程度に冷却することができる液体状の冷却媒体が通流され、LED174が冷却される。
An
チャンバ161の天壁にはガス導入管168が挿入されており、ガス導入管168にはガス供給管169が接続されていて、ガス供給管169およびガス導入管168を介して処理ガスがチャンバ161内に導入されるようになっている。処理ガスとしては、Arガス等の希ガスやN2ガスを好適に用いることができる。
A
このように構成される第2の改質処理装置4-4は、まず、チャンバ161内にウエハWを搬入した後、その中を排気して所定の真空状態とし、ガス供給管169およびガス導入管168を介してチャンバ161内に処理ガスを導入しつつ、LED174に通電し、LED加熱処理を行う。LED加熱は、加熱源の黒体輻射ではなく、電子とホールの再結合による電磁輻射を利用しているため、サーマルバジェットが小さく、かつ降温速度が極めて大きい。また、LED素子として多用されているGaNやGaAsはシリコンに対する吸収率は高いがHfO2やHfSiOxへの吸収率は低いため、HfO2膜やHfSiOx膜の温度をあまり上昇させずに結晶化させることができる。
The second reforming apparatus 4-4 configured as described above first loads the wafer W into the
なお、このLED加熱装置は、上記第4の実施形態の改質処理装置としても用いることができる。 Note that this LED heating device can also be used as the reforming device of the fourth embodiment.
<成膜処理と第1の改質処理を同じチャンバで行える装置の例1>
以上は、一つの工程を一つの処理装置で行う例を示したが、処理の効率化や装置費用低減の観点から、本例では成膜処理と第1の改質処理を同じチャンバで行える装置の例を示す。図30は、成膜処理と第1の改質処理を同じチャンバで行える装置の例1を示す断面図である。この処理装置180は、気密に構成された略円筒状のチャンバ181を有しており、チャンバ181内にはウエハWを回転可能に支持する支持部材182が回転可能に設けられている。支持部材182の回転軸183は下方に延び、チャンバ181外の回転駆動機構184により回転されるようになっている。また、回転軸は昇降機構(図示せず)により昇降可能となっており、これにより支持部材182が昇降可能とされる。
<Example 1 of apparatus capable of performing film forming process and first reforming process in the same chamber>
In the above, an example in which one process is performed by one processing apparatus has been described. From the viewpoint of improving processing efficiency and reducing apparatus cost, in this example, an apparatus that can perform the film forming process and the first reforming process in the same chamber. An example of FIG. 30 is a cross-sectional view showing an example 1 of an apparatus that can perform the film forming process and the first reforming process in the same chamber. The
チャンバ181の外周には環状に排気経路185が設けられており、チャンバ181と排気経路185は排気孔186を介して繋がっている。そして、排気径路185の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ181内が排気されるようになっている。
An
チャンバ181の天壁には、紫外線を照射する紫外線ランプ187が設けられており、チャンバ181内のウエハWに紫外線を照射するようになっている。また、チャンバ181の天壁には複数のガス導入プラグ190が挿入されており、ガス導入プラグ190には第1の孔191と第2の孔192が垂直に貫通している。そして、第1の孔191には成膜のための原料ガスを供給する第1のガス配管193が接続され、第2の孔192には成膜の際に用いる酸化剤および第1の改質処理の際に用いるO2ガスを供給するための第2のガス配管194が接続されている。なお、酸化剤がO2ガスのときは、第2のガス配管194からはO2ガスのみを供給すればよい。
An
チャンバ181の底部にはランプ室200が設けられており、ランプ室200の上面は石英等の透明材料からなる透光板201が設けられている。ランプ室200内には複数の加熱ランプ202が設けられており、ウエハWを加熱することが可能となっている。なお、ランプ室200の底面と回転駆動機構184との間には、回転軸183を囲むようにベローズ203が設けられている。
A
このように構成された処理装置180においては、まず、チャンバ181内にウエハWを搬入して支持部材182に載置する。そして、図示しない昇降機構により、原料ガスに曝される空間を極小化するようにプロセスギャップを調整した後、チャンバ181内を排気して所定の真空状態とし、加熱ランプ202によりウエハWを所定温度に加熱しつつ、ガス導入プラグ190から原料ガスおよび酸化剤を同時にまたは交互に供給して、CVDまたはALDによりHigh-k膜、例えばHfO2膜またはHfSiOx膜を成膜する。原料ガスおよび酸化剤としては、上述したようなものを用いることができる。また、原料ガスは、例えば原料容器から液体状の原料を圧送して気化器で気化させて供給される。
In the
ガス導入プラグ190から供給された原料ガスと酸化剤とは、加熱されたウエハW上で反応し、ウエハW上に所定のHigh-k膜が成膜される。
The source gas and the oxidant supplied from the
成膜後、原料ガスと酸化剤の供給を停止し、必要に応じてチャンバ181内をパージした後、プロセスギャップを調整し、同じチャンバ内で第1の改質処理を行う。
After the film formation, the supply of the source gas and the oxidant is stopped, the inside of the
まず、チャンバ181内を所定の真空状態とし、回転駆動機構184により支持部材182を介してウエハWを回転させるとともに必要に応じてランプ室200の加熱ランプ202によりウエハWを所定温度に加熱する。室温の処理の場合には加熱ランプ202を使用しない。
First, the inside of the
この状態でO2ガスをチャンバ181内に導入するとともに紫外線ランプ187を照射することにより、ウエハW上のHigh-k膜に第1の改質処理として紫外線励起ラジカル酸化処理が施される。これにより、High-k膜の不純物が除去されるとともに、膜が緻密化される。
In this state, by introducing O 2 gas into the
このように成膜処理と第1の改質処理を同一のチャンバで行うことができるので、処理の効率化を図ることができ、装置費用も低減することができる。 As described above, since the film forming process and the first reforming process can be performed in the same chamber, it is possible to improve the efficiency of the process and reduce the cost of the apparatus.
<成膜処理と第1の改質処理を同じチャンバで行える装置の例2>
成膜処理と第1の改質処理を同じチャンバで行える装置の例2を示す。図31は、成膜処理と第1の改質処理を同じチャンバで行える装置の例2を示す断面図である。
<Example 2 of an apparatus capable of performing the film forming process and the first reforming process in the same chamber>
An example 2 of an apparatus capable of performing the film forming process and the first reforming process in the same chamber is shown. FIG. 31 is a cross-sectional view showing an example 2 of an apparatus capable of performing the film forming process and the first reforming process in the same chamber.
この例では処理装置210は、気密に構成された略円筒状のチャンバ211を有しており、チャンバ211内にはウエハWを載置するサセプタ212がその中央を支持脚213で支持された状態で設けられている。サセプタ212にはヒーター214が埋め込まれており、このヒーター214にはヒーター電源215が接続されており、熱電対(図示せず)の温度信号に基づいてコントローラ(図示せず)によりウエハWの温度を制御するようになっている。サセプタ212は図示しない昇降機構により昇降可能となっている。
In this example, the
チャンバ211の外周には環状に排気経路216が設けられており、チャンバ211と排気経路216は排気孔217を介して繋がっている。そして、排気径路216の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ211内が排気されるようになっている。
An
チャンバ211の天壁には、図24と同様、6本のマイクロ波導入機構218が設けられている。このマイクロ波導入機構218は第2の例のマイクロ波を導入する機構を小型にしたものであり、筒状の同軸ケーブルからなる導波管と、その先端に設けられた平面アンテナと、導波管を移動可能に設けられたチューナとを有している。
As in FIG. 24, six
チャンバ211の天壁の内側には放射状にガスを放出するガス放出部材220が設けられている。このガス放射部材220は中央が窪んだ形状をなすガイド部材223に取り付けられ、ガス放射部材220から放射状に放出されたガスはウエハWに向けて放出される。ガス放出部材220は半球状をなし2系統に分かれた多数の孔が設けられており、第1群の孔には成膜のための原料ガスを供給するための第1のガス配管221が接続され、第2群の孔には酸化剤および第1の改質処理に用いる処理ガスを供給するための第2のガス配管222が接続される。
A
このように構成された処理装置210においては、まず、チャンバ211内にウエハWを搬入してサセプタ212に載置する。そして、図示しない昇降機構により、原料ガスに曝される空間を極小化するようにプロセスギャップを調整した後、チャンバ211内を排気して所定の真空状態とし、ヒーター214によりウエハWを所定温度に加熱しつつ、ガス放出部材220から原料ガスおよび酸化剤を同時にまたは交互に供給して、CVDまたはALDによりHigh-k膜、例えばHfO2膜またはHfSiOx膜を成膜する。原料ガスおよび酸化剤としては、上述したようなものを用いることができる。また、原料ガスは、例えば原料容器から液体状の原料を圧送して気化器で気化させて供給される。
In the
ガス放射部材220から供給された原料ガスと酸化剤とは、加熱されたウエハW上で反応し、ウエハW上に所定のHigh-k膜が成膜される。
The raw material gas supplied from the
成膜後、原料ガスと酸化剤の供給を停止し、必要に応じてチャンバ211内をパージした後、プロセスギャップを調整し、同じチャンバ内で第1の改質処理を行う。
After the film formation, the supply of the source gas and the oxidant is stopped, the inside of the
まず、チャンバ211内を排気して所定の真空状態とし、図示しないマイクロ波発生部で発生したマイクロ波をアンプで増幅して導波路を介してマイクロ波導入機構218に導き、そこに内蔵された平面アンテナからチャンバ211内にマイクロ波を導入するとともに、ガス放出部材220からチャンバ211内に放射状に処理ガスを導入し、マイクロ波により処理ガスをプラズマ化してそのプラズマ中のラジカルによりウエハW上のHigh-k膜に第1の改質処理(マイクロ波プラズマ処理)を施す。処理ガスとしては、O2ガス、O2ガス+希ガス、希ガス、希ガス+N2ガスを用いることができる。
First, the inside of the
本例のマイクロ波導入機構218はコンパクトな構造であるため、設置の自由度が高く、ウエハWの高さ位置等に応じて角度を可変としてウエハWに対してマイクロ波が効率良く照射できるように調整することが可能である。
Since the
本例においても、成膜処理と第1の改質処理を同一のチャンバで行うことができるので、処理の効率化を図ることができ、装置費用も低減することができる。 Also in this example, since the film forming process and the first reforming process can be performed in the same chamber, the efficiency of the process can be improved and the cost of the apparatus can be reduced.
<成膜処理と第1の改質処理を同じチャンバで行える装置の例3>
成膜処理と第1の改質処理を同じチャンバで行える装置の例3示す。図32は、成膜処理と第1の改質処理を同じチャンバで行える装置の例3を示す断面図である。この例3は、例2とガスの導入方式が異なるだけであるので、他の共通部分には同じ符号を付して説明は省略する。
<Example 3 of apparatus capable of performing film formation process and first modification process in the same chamber>
An example 3 of an apparatus capable of performing the film forming process and the first reforming process in the same chamber is shown. FIG. 32 is a cross-sectional view showing an example 3 of an apparatus that can perform the film forming process and the first reforming process in the same chamber. Since Example 3 is different from Example 2 only in the gas introduction method, other common parts are denoted by the same reference numerals and description thereof is omitted.
この例では処理装置210′は、チャンバ211の天壁に複数のガス導入プラグ230が挿入されており、ガス導入プラグ230には第1の孔231と第2の孔232が垂直に貫通している。そして、第1の孔231には成膜のための原料ガスを供給する第1のガス配管233が接続され、第2の孔232には成膜の際に用いる酸化剤および第1の改質処理の際に用いる処理ガスを供給するための第2のガス配管234が接続されている。
In this example, the
このような構成の装置においても例2と同様に、同じチャンバ211内で成膜処理と第1の改質処理を連続して行うことができる。
In the apparatus having such a configuration, the film forming process and the first reforming process can be continuously performed in the
<成膜処理と第1の改質処理と第2の改質処理とを同一チャンバで行える装置の例>
成膜処理と第1の改質処理と第2の改質処理を同じチャンバで行える装置の例2を示す。図33は、成膜処理と第1の改質処理と第2の改質処理を同じチャンバで行える装置の例2を示す断面図である。
<Example of apparatus capable of performing film forming process, first reforming process and second modifying process in same chamber>
An example 2 of an apparatus capable of performing the film forming process, the first modifying process, and the second modifying process in the same chamber will be described. FIG. 33 is a cross-sectional view showing an example 2 of an apparatus that can perform the film forming process, the first modifying process, and the second modifying process in the same chamber.
この例では処理装置240は、気密に構成された略円筒状のチャンバ241を有しており、チャンバ241内にはウエハWを載置するサセプタ242がその中央を支持脚243で支持された状態で設けられている。サセプタ242にはヒーター244が埋め込まれており、このヒーター244にはヒーター電源245が接続されており、熱電対(図示せず)の温度信号に基づいてコントローラ(図示せず)によりウエハWの温度を制御するようになっている。サセプタ242は図示しない昇降機構により昇降可能となっている。
In this example, the
チャンバ241の外周には環状に排気経路246が設けられており、チャンバ241と排気経路246は排気孔247を介して繋がっている。そして、排気径路246の少なくとも1箇所に真空ポンプ等の排気機構(図示せず)が接続され、チャンバ241内が排気されるようになっている。
The
チャンバ241の天壁には、3本のマイクロ波導入機構248と3本のマイクロ波照射機構249が図34に示すように交互に円周状に設けられている。マイクロ波導入機構248は上記マイクロ波導入機構118と全く同様に構成されており、マイクロ波照射機構249は上記マイクロ波照射機構157と全く同様に構成されている。
In the top wall of the
チャンバ241の天壁に複数のガス導入プラグ250が挿入れており、ガス導入プラグ250には第1の孔251と第2の孔252が垂直に貫通している。そして、第1の孔251には成膜のための原料ガスを供給する第1のガス配管253が接続され、第2の孔252には成膜の際に用いる酸化剤および第1の改質処理の際に用いる処理ガスおよび第2の改質処理の際に用いる処理ガスを供給するための第2のガス配管254が接続されている。
A plurality of gas introduction plugs 250 are inserted in the top wall of the
このように構成された処理装置240においては、まず、チャンバ241内にウエハWを搬入してサセプタ242に載置する。そして、図示しない昇降機構により、原料ガスに曝される空間を極小化するようにプロセスギャップを調整した後、チャンバ241内を排気して所定の真空状態とし、ヒーター244によりウエハWを所定温度に加熱しつつ、ガス導入プラグ250から原料ガスおよび酸化剤を同時にまたは交互に供給して、CVDまたはALDによりHigh-k膜、例えばHfO2膜またはHfSiOx膜を成膜する。原料ガスおよび酸化剤としては、上述したようなものを用いることができる。また、原料ガスは、例えば原料容器から液体状の原料を圧送して気化器で気化させて供給される。
In the
ガス導入プラグ250から供給された原料ガスと酸化剤とは、加熱されたウエハW上で反応し、ウエハW上に所定のHigh-k膜が成膜される。
The source gas and the oxidant supplied from the
成膜後、原料ガスと酸化剤の供給を停止し、必要に応じてチャンバ241内をパージした後、プロセスギャップを調整し、同じチャンバ内で第1の改質処理を行う。
After the film formation, the supply of the source gas and the oxidant is stopped, the inside of the
まず、チャンバ241内を排気して所定の真空状態とし、図示しないマイクロ波発生部で発生したマイクロ波をアンプで増幅して導波路を介してマイクロ波導入機構248に導き、そこに内蔵された平面アンテナからチャンバ241内にマイクロ波を導入するとともに、ガス導入プラグ250からチャンバ241内に処理ガスを導入し、マイクロ波により処理ガスをプラズマ化してそのプラズマ中のラジカルによりウエハW上のHigh-k膜に第1の改質処理(マイクロ波プラズマ処理)を施す。処理ガスとしては、O2ガス、O2ガス+希ガス、希ガス、希ガス+N2ガスを用いることができる。
First, the inside of the
第1の改質処理が終了後、マイクロ波導入機構248の出力を停止し、必要に応じてチャンバ241内をパージした後、プロセスギャップを調整し、同じチャンバ内で第2の改質処理(マイクロ波照射処理)を行う。
After the first reforming process is finished, the output of the
ガス導入プラグ250を介してチャンバ241内に処理ガスを導入しつつ、所定波長のマイクロ波を所定の出力でマイクロ波照射機構249からウエハWに向けて照射し、電磁波エネルギーによる内部加熱によりHigh-k膜を直接加熱する。このため400℃以下の低温でHigh-k膜を結晶化することができる。
While introducing a processing gas into the
このように成膜処理と第1の改質処理と第2の改質処理を同一のチャンバで行うことができるので、処理の効率化が極めて高く、装置費用も大幅に低減することができる。 Thus, since the film forming process, the first reforming process, and the second modifying process can be performed in the same chamber, the efficiency of the process is extremely high, and the apparatus cost can be greatly reduced.
なお、本発明は、上記実施形態に限定されることなく種々変形可能である。例えば、上記実施形態ではHigh-k膜として主にHfO2膜、HfSiOx膜を用いた例について説明したが、これに限るものではない。また、第1の改質処理に適用されるラジカル処理についても、サーマルバジェットが小さければ上記実施形態に限るものではない。さらに、上記実施例ではシリコンウエハ(シリコン基板)を用いたが、他の半導体基板であってもよい。 The present invention is not limited to the above embodiment and can be variously modified. For example, in the above-described embodiment, the example in which the HfO 2 film and the HfSiOx film are mainly used as the High-k film has been described. However, the present invention is not limited to this. Further, the radical treatment applied to the first reforming treatment is not limited to the above embodiment as long as the thermal budget is small. Furthermore, although the silicon wafer (silicon substrate) is used in the above embodiment, other semiconductor substrates may be used.
さらにまた、本発明の範囲を逸脱しない限り、上記実施形態の構成要素を適宜組み合わせたもの、あるいは上記実施形態の構成要素を一部取り除いたものも本発明の範囲内である。 Furthermore, unless the scope of the present invention is deviated from, it is within the scope of the present invention to appropriately combine the constituent elements of the above-described embodiment or to remove some of the constituent elements of the above-described embodiment.
1、2…成膜処理装置
3…第1の改質処理装置
4…第2の改質処理装置
5…搬送室
6,7…ロードロック室
12、16…搬送機構
20…制御部
22…記憶部(記憶媒体)
100…処理システム
W……半導体ウエハ
DESCRIPTION OF
100 ... Processing system W ... Semiconductor wafer
Claims (37)
CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜工程と、
成膜温度よりも低い温度で前記成膜した高誘電率膜にラジカル処理を施して改質する第1の改質工程と、
前記第1の改質工程で成膜された前記高誘電率膜に対して熱処理を施して結晶化する第2の改質工程と
を有する、ゲート絶縁膜の形成方法。 A method for forming a gate insulating film, comprising: forming a gate insulating film on a semiconductor substrate,
A film forming step of forming a high dielectric constant film on a semiconductor substrate by CVD or ALD;
A first reforming step of modifying the deposited high dielectric constant film at a temperature lower than the deposition temperature by subjecting it to radical treatment;
And a second modification step of crystallizing the high dielectric constant film formed in the first modification step by performing a heat treatment.
CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜工程と、
結晶化温度よりも低い温度で前記成膜した高誘電率膜にラジカル処理を施して改質し、アモルファス状態の膜を得る第1の改質工程と、
前記第1の改質工程後の前記高誘電率膜に対して熱処理により急速昇降温処理を行って結晶制御する第2の改質工程と
を有する、ゲート絶縁膜の形成方法。 A method for forming a gate insulating film, comprising: forming a gate insulating film on a semiconductor substrate,
A film forming step of forming a high dielectric constant film on a semiconductor substrate by CVD or ALD;
A first modification step of modifying the high dielectric constant film formed at a temperature lower than the crystallization temperature by performing radical treatment to obtain an amorphous film;
A method of forming a gate insulating film, comprising: a second reforming step of performing crystallizing control by performing a rapid temperature increase / decrease process by heat treatment on the high dielectric constant film after the first reforming step.
CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜工程と、
前記高誘電率膜にマイクロ波を照射してマイクロ波加熱により前記高誘電率膜を改質する改質工程と
を有する、ゲート絶縁膜の形成方法。 A method for forming a gate insulating film, comprising: forming a gate insulating film on a semiconductor substrate,
A film forming step of forming a high dielectric constant film on a semiconductor substrate by CVD or ALD;
A method of forming a gate insulating film, comprising: a step of irradiating the high dielectric constant film with microwaves and modifying the high dielectric constant film by microwave heating.
CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜工程と、
前記高誘電率膜を発光ダイオードで加熱することにより高誘電率膜を改質する改質工程と
を有する、ゲート絶縁膜の形成方法。 A method for forming a gate insulating film, comprising: forming a gate insulating film on a semiconductor substrate,
A film forming step of forming a high dielectric constant film on a semiconductor substrate by CVD or ALD;
And a reforming step of modifying the high dielectric constant film by heating the high dielectric constant film with a light emitting diode.
CVDまたはALDにより半導体基板上に高誘電率膜を成膜する成膜装置と、
成膜温度よりも低い温度で前記成膜した高誘電率膜にラジカル処理を施して改質する第1の改質処理装置と、
前記第1の改質処理装置により第1の改質処理を行った高誘電率膜に対して熱処理を施して結晶化する第2の改質処理装置と、
前記成膜装置での成膜処理、前記第1の改質処理装置での第1の改質処理、および前記第2の改質処理装置での第2の改質処理が、この順で行われるように制御する制御部と
を有する、ゲート絶縁膜の形成装置。 A gate insulating film forming apparatus for forming a gate insulating film on a semiconductor substrate,
A film forming apparatus for forming a high dielectric constant film on a semiconductor substrate by CVD or ALD;
A first reforming apparatus for modifying the deposited high dielectric constant film at a temperature lower than the film forming temperature by subjecting it to radical treatment;
A second reforming apparatus for crystallizing the high dielectric constant film subjected to the first reforming process by the first reforming apparatus by performing a heat treatment;
The film forming process in the film forming apparatus, the first reforming process in the first reforming apparatus, and the second reforming process in the second reforming apparatus are performed in this order. And an apparatus for forming a gate insulating film.
前記処理容器内に高誘電率膜を成膜するための成膜ガスを供給するガス供給機構と、
マイクロ波を導く導波管と、マイクロ波を照射する、スロットが形成された平面アンテナと、前記平面アンテナに近接して設けられたインピーダンスを整合させるスラグチューナとを有し、前記処理容器内にマイクロ波を導入する複数のマイクロ波導入機構と、
半導体基板にマイクロ波を照射するマイクロ波照射機構とを有し、
高誘電率膜の成膜と、前記マイクロ波導入機構から導入されたマイクロ波によって生成されたマイクロ波プラズマによる第1の改質処理と、前記マイクロ波照射機構によりマイクロ波加熱を行う第2の改質処理とを前記処理容器内で行う、ゲート絶縁膜の形成装置。 A processing container containing a semiconductor substrate;
A gas supply mechanism for supplying a film forming gas for forming a high dielectric constant film in the processing container;
A waveguide that guides microwaves, a planar antenna that radiates microwaves, in which slots are formed, and a slag tuner that matches impedance provided in the vicinity of the planar antenna; A plurality of microwave introduction mechanisms for introducing microwaves;
A microwave irradiation mechanism for irradiating a semiconductor substrate with microwaves;
A second high-permittivity film is formed, a first modification process is performed by microwave plasma generated by the microwave introduced from the microwave introduction mechanism, and a microwave heating is performed by the microwave irradiation mechanism. An apparatus for forming a gate insulating film, which performs a reforming process in the processing container.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011-125741 | 2011-06-03 | ||
| JP2011125741 | 2011-06-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2012165263A1 true WO2012165263A1 (en) | 2012-12-06 |
Family
ID=47259122
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2012/063219 Ceased WO2012165263A1 (en) | 2011-06-03 | 2012-05-23 | Method for forming gate insulating film, and device for forming gate insulating film |
Country Status (2)
| Country | Link |
|---|---|
| TW (1) | TW201310532A (en) |
| WO (1) | WO2012165263A1 (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2014168096A1 (en) * | 2013-04-07 | 2014-10-16 | Murakawa Shigemi | Rotating semi-batch ald device and process |
| JP2016149576A (en) * | 2016-05-09 | 2016-08-18 | 東京エレクトロン株式会社 | Film forming method, program, computer storage medium, and film forming system |
| US9741559B2 (en) | 2013-02-22 | 2017-08-22 | Tokyo Electron Limited | Film forming method, computer storage medium, and film forming system |
| JP2022111081A (en) * | 2021-01-18 | 2022-07-29 | ユ-ジーン テクノロジー カンパニー.リミテッド | Method for removing impurity in thin film and substrate processing apparatus |
| JP2022550433A (en) * | 2019-10-02 | 2022-12-01 | アプライド マテリアルズ インコーポレイテッド | Gate-all-around I/O engineering |
| CN115995408A (en) * | 2021-10-20 | 2023-04-21 | 细美事有限公司 | Apparatus for processing substrates and method of operation thereof |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004006699A (en) * | 2002-04-25 | 2004-01-08 | Hitachi Kokusai Electric Inc | Semiconductor device manufacturing method and substrate processing apparatus |
| JP2004031394A (en) * | 2002-06-21 | 2004-01-29 | Fujitsu Ltd | Method for manufacturing semiconductor device |
| JP2005079445A (en) * | 2003-09-02 | 2005-03-24 | Tadahiro Omi | Semiconductor device and manufacturing method thereof |
| JP2005166710A (en) * | 2003-11-28 | 2005-06-23 | Matsushita Electric Ind Co Ltd | Thin film deposition method |
| JP2006040945A (en) * | 2004-07-22 | 2006-02-09 | Tokyo Electron Ltd | Processor and processing method of high dielectric constant film |
| JP2007258286A (en) * | 2006-03-22 | 2007-10-04 | Tokyo Electron Ltd | Heat treatment apparatus, heat treatment method and storage medium |
| JP2009021560A (en) * | 2007-06-15 | 2009-01-29 | Hitachi Kokusai Electric Inc | Semiconductor device manufacturing method and substrate processing apparatus |
| JP2009076747A (en) * | 2007-09-21 | 2009-04-09 | Fujitsu Microelectronics Ltd | Manufacturing method of semiconductor device |
| WO2009099254A1 (en) * | 2008-02-08 | 2009-08-13 | Tokyo Electron Limited | Method for insulating film formation, storage medium from which information is readable with computer, and treatment system |
| JP2010170974A (en) * | 2008-12-22 | 2010-08-05 | Tokyo Electron Ltd | Plasma source and plasma treatment device |
| JP2011079733A (en) * | 2009-10-06 | 2011-04-21 | Advantest Corp | Manufacturing apparatus and manufacturing method |
-
2012
- 2012-05-23 WO PCT/JP2012/063219 patent/WO2012165263A1/en not_active Ceased
- 2012-05-28 TW TW101119001A patent/TW201310532A/en unknown
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004006699A (en) * | 2002-04-25 | 2004-01-08 | Hitachi Kokusai Electric Inc | Semiconductor device manufacturing method and substrate processing apparatus |
| JP2004031394A (en) * | 2002-06-21 | 2004-01-29 | Fujitsu Ltd | Method for manufacturing semiconductor device |
| JP2005079445A (en) * | 2003-09-02 | 2005-03-24 | Tadahiro Omi | Semiconductor device and manufacturing method thereof |
| JP2005166710A (en) * | 2003-11-28 | 2005-06-23 | Matsushita Electric Ind Co Ltd | Thin film deposition method |
| JP2006040945A (en) * | 2004-07-22 | 2006-02-09 | Tokyo Electron Ltd | Processor and processing method of high dielectric constant film |
| JP2007258286A (en) * | 2006-03-22 | 2007-10-04 | Tokyo Electron Ltd | Heat treatment apparatus, heat treatment method and storage medium |
| JP2009021560A (en) * | 2007-06-15 | 2009-01-29 | Hitachi Kokusai Electric Inc | Semiconductor device manufacturing method and substrate processing apparatus |
| JP2009076747A (en) * | 2007-09-21 | 2009-04-09 | Fujitsu Microelectronics Ltd | Manufacturing method of semiconductor device |
| WO2009099254A1 (en) * | 2008-02-08 | 2009-08-13 | Tokyo Electron Limited | Method for insulating film formation, storage medium from which information is readable with computer, and treatment system |
| JP2010170974A (en) * | 2008-12-22 | 2010-08-05 | Tokyo Electron Ltd | Plasma source and plasma treatment device |
| JP2011079733A (en) * | 2009-10-06 | 2011-04-21 | Advantest Corp | Manufacturing apparatus and manufacturing method |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9741559B2 (en) | 2013-02-22 | 2017-08-22 | Tokyo Electron Limited | Film forming method, computer storage medium, and film forming system |
| WO2014168096A1 (en) * | 2013-04-07 | 2014-10-16 | Murakawa Shigemi | Rotating semi-batch ald device and process |
| JP2014201804A (en) * | 2013-04-07 | 2014-10-27 | 村川 惠美 | Rotary semi-batch ald apparatus and process |
| JP2016149576A (en) * | 2016-05-09 | 2016-08-18 | 東京エレクトロン株式会社 | Film forming method, program, computer storage medium, and film forming system |
| JP2022550433A (en) * | 2019-10-02 | 2022-12-01 | アプライド マテリアルズ インコーポレイテッド | Gate-all-around I/O engineering |
| JP2022111081A (en) * | 2021-01-18 | 2022-07-29 | ユ-ジーン テクノロジー カンパニー.リミテッド | Method for removing impurity in thin film and substrate processing apparatus |
| JP7291253B2 (en) | 2021-01-18 | 2023-06-14 | ユ-ジーン テクノロジー カンパニー.リミテッド | Method for removing impurities in thin film and substrate processing apparatus |
| US11972946B2 (en) | 2021-01-18 | 2024-04-30 | Eugene Technology Co., Ltd. | Method for removing impurities in thin film and substrate processing apparatus |
| CN115995408A (en) * | 2021-10-20 | 2023-04-21 | 细美事有限公司 | Apparatus for processing substrates and method of operation thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201310532A (en) | 2013-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9418837B2 (en) | Semiconductor device manufacturing method and substrate treatment system | |
| TWI500084B (en) | Manufacturing method of semiconductor device | |
| US8866271B2 (en) | Semiconductor device manufacturing method, substrate processing apparatus and semiconductor device | |
| US8492292B2 (en) | Methods of forming oxide layers on substrates | |
| US8021987B2 (en) | Method of modifying insulating film | |
| US6897149B2 (en) | Method of producing electronic device material | |
| JP3746968B2 (en) | Insulating film forming method and forming system | |
| US7622402B2 (en) | Method for forming underlying insulation film | |
| JPWO2009099252A1 (en) | Method for plasma modification treatment of insulating film | |
| KR101444765B1 (en) | Substrate processing apparatus, method of manufacturing semiconductor device and non-transitory computer-readable recording medium | |
| WO2012165263A1 (en) | Method for forming gate insulating film, and device for forming gate insulating film | |
| CN1619781A (en) | Processing apparatus and method | |
| US20050227500A1 (en) | Method for producing material of electronic device | |
| US20080233764A1 (en) | Formation of Gate Insulation Film | |
| JPWO2006137287A1 (en) | Semiconductor device manufacturing method and substrate processing apparatus | |
| JP5286565B2 (en) | Semiconductor device manufacturing method, substrate processing method, and substrate processing apparatus | |
| CN1682357A (en) | Method of forming insulation film on semiconductor substrate | |
| JP4526995B2 (en) | Method for forming gate insulating film, computer-readable storage medium, and computer program | |
| KR20180043836A (en) | Germanium-containing semiconductor device and method of forming the same | |
| TWI442474B (en) | Methods for forming conformal oxide layers on semiconductor devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12793269 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 12793269 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: JP |