WO2010080437A3 - Memory cell comprising a diode connected to at least three resistivity-switching elements and methods of fabricating and reading the same - Google Patents
Memory cell comprising a diode connected to at least three resistivity-switching elements and methods of fabricating and reading the same Download PDFInfo
- Publication number
- WO2010080437A3 WO2010080437A3 PCT/US2009/068234 US2009068234W WO2010080437A3 WO 2010080437 A3 WO2010080437 A3 WO 2010080437A3 US 2009068234 W US2009068234 W US 2009068234W WO 2010080437 A3 WO2010080437 A3 WO 2010080437A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- resistivity
- fabricating
- reading
- methods
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
- H10B63/22—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes of the metal-insulator-metal type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/881—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being a two-dimensional material
- H10D62/882—Graphene
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/50—PIN diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/10—Integrated device layouts
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/72—Array wherein the access device being a diode
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
Landscapes
- Semiconductor Memories (AREA)
- Mram Or Spin Memory Techniques (AREA)
Abstract
A non-volatile memory device (100) includes a first electrode (110), a diode steering element (120) at least three resistivity switching storage elements (131,132,133) and a second electrode (151) The diode steering element electrically contacts the first electrode and the at least three resistivity switching storage elements. The second electrode electrically contacts only one of the at least three resistivity switching storage elements.
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/318,001 US7923812B2 (en) | 2008-12-19 | 2008-12-19 | Quad memory cell and method of making same |
| US12/318,022 | 2008-12-19 | ||
| US12/318,022 US7910407B2 (en) | 2008-12-19 | 2008-12-19 | Quad memory cell and method of making same |
| US12/318,001 | 2008-12-19 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2010080437A2 WO2010080437A2 (en) | 2010-07-15 |
| WO2010080437A3 true WO2010080437A3 (en) | 2010-09-02 |
Family
ID=41693147
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2009/068234 Ceased WO2010080437A2 (en) | 2008-12-19 | 2009-12-16 | Quad memory cell and method of making same |
Country Status (2)
| Country | Link |
|---|---|
| TW (1) | TW201027722A (en) |
| WO (1) | WO2010080437A2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9911789B2 (en) * | 2014-04-10 | 2018-03-06 | Hewlett Packard Enterprise Development Lp | 1-Selector n-Resistor memristive devices |
| CN107579087B (en) * | 2016-07-04 | 2020-04-07 | 中芯国际集成电路制造(上海)有限公司 | Memory cell array structure and electronic device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1426966A2 (en) * | 2002-12-05 | 2004-06-09 | Sharp Kabushiki Kaisha | Nonvolatile memory cell and nonvolatile semiconductor memory device |
| US20080175032A1 (en) * | 2007-01-23 | 2008-07-24 | Kabushiki Kaisha Toshiba | Semiconductor memory and method for manufacturing the same |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4646266A (en) | 1984-09-28 | 1987-02-24 | Energy Conversion Devices, Inc. | Programmable semiconductor structures and methods for using the same |
| US5751012A (en) | 1995-06-07 | 1998-05-12 | Micron Technology, Inc. | Polysilicon pillar diode for use in a non-volatile memory cell |
| US5835396A (en) | 1996-10-17 | 1998-11-10 | Zhang; Guobiao | Three-dimensional read-only memory |
| NO972803D0 (en) | 1997-06-17 | 1997-06-17 | Opticom As | Electrically addressable logic device, method of electrically addressing the same and use of device and method |
| US6034882A (en) | 1998-11-16 | 2000-03-07 | Matrix Semiconductor, Inc. | Vertically stacked field programmable nonvolatile memory and method of fabrication |
| US6420215B1 (en) | 2000-04-28 | 2002-07-16 | Matrix Semiconductor, Inc. | Three-dimensional memory array and method of fabrication |
| US6618295B2 (en) | 2001-03-21 | 2003-09-09 | Matrix Semiconductor, Inc. | Method and apparatus for biasing selected and unselected array lines when writing a memory array |
| US7504051B2 (en) | 2003-09-08 | 2009-03-17 | Nantero, Inc. | Applicator liquid for use in electronic manufacturing processes |
-
2009
- 2009-12-16 WO PCT/US2009/068234 patent/WO2010080437A2/en not_active Ceased
- 2009-12-18 TW TW098143764A patent/TW201027722A/en unknown
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1426966A2 (en) * | 2002-12-05 | 2004-06-09 | Sharp Kabushiki Kaisha | Nonvolatile memory cell and nonvolatile semiconductor memory device |
| US20080175032A1 (en) * | 2007-01-23 | 2008-07-24 | Kabushiki Kaisha Toshiba | Semiconductor memory and method for manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201027722A (en) | 2010-07-16 |
| WO2010080437A2 (en) | 2010-07-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2008126365A1 (en) | Nonvolatile memory device, nonvolatile memory element, and nonvolatile memory element array | |
| WO2009050833A1 (en) | Non-volatile memory element and non-volatile semiconductor device using the non-volatile memory element | |
| WO2011159582A3 (en) | Memory cell with resistance- switching layers and lateral arrangement | |
| EP3926632A3 (en) | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices | |
| WO2010081151A3 (en) | Memory cell having dielectric memory element | |
| WO2008149484A1 (en) | Nonvolatile storage element, its manufacturing method, and nonvolatile semiconductor device using the nonvolatile storage element | |
| WO2009031231A1 (en) | Semiconductor device | |
| ATE472157T1 (en) | NON-VOLATILE PROGRAMMABLE MEMORY | |
| WO2009016824A1 (en) | Nonvolatile storage device | |
| WO2006122111A3 (en) | Memory arrays using nanotube articles with reprogrammable resistance | |
| WO2007056171A3 (en) | Multi-terminal phase change devices | |
| TW200705647A (en) | New dual port cell structure | |
| WO2007117790A3 (en) | Programmable cell | |
| WO2011100138A3 (en) | Cross-point memory cells, non-volatile memory arrays, methods of reading a memory cell, methods of programming a memory cell, methods of writing to and reading from a memory cell, and computer systems | |
| JP2006121088A5 (en) | ||
| TWI263365B (en) | Multilayered phase change memory | |
| WO2008102650A1 (en) | Semiconductor storage device | |
| WO2008126366A1 (en) | Variable resistance element, nonvolatile switching element, and variable resistance memory device | |
| IL192252A0 (en) | Solar cell with physically separated distributed electrical contacts | |
| WO2007008902A3 (en) | Nonvolatile memory cell comprising switchable resistor and transistor | |
| WO2008105155A1 (en) | Nonvolatile memory device and method for writing data in nonvolatile memory device | |
| WO2012109051A3 (en) | Semiconductor structure and semiconductor device including a diode structure and methods of forming same | |
| WO2008126166A1 (en) | Nonvolatile semiconductor storage device and reading method thereof | |
| TW200735282A (en) | Phase-change memory device and method of manufacturing same | |
| WO2011084266A3 (en) | Programming phase change memories using ovonic threshold switches |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09796891 Country of ref document: EP Kind code of ref document: A2 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 09796891 Country of ref document: EP Kind code of ref document: A2 |