[go: up one dir, main page]

WO2010057364A1 - Appareil permettant d'évaluer la vie restante d'un convertisseur de puissance et procédé afférent - Google Patents

Appareil permettant d'évaluer la vie restante d'un convertisseur de puissance et procédé afférent Download PDF

Info

Publication number
WO2010057364A1
WO2010057364A1 PCT/CN2009/001274 CN2009001274W WO2010057364A1 WO 2010057364 A1 WO2010057364 A1 WO 2010057364A1 CN 2009001274 W CN2009001274 W CN 2009001274W WO 2010057364 A1 WO2010057364 A1 WO 2010057364A1
Authority
WO
WIPO (PCT)
Prior art keywords
power converter
capacitor
remaining life
current
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2009/001274
Other languages
English (en)
Inventor
Manhay Pong
Honman Pang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Hong Kong HKU
Original Assignee
University of Hong Kong HKU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Hong Kong HKU filed Critical University of Hong Kong HKU
Priority to CN200980147089.1A priority Critical patent/CN102224426B/zh
Publication of WO2010057364A1 publication Critical patent/WO2010057364A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/3058—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations

Definitions

  • Subject matter disclosed herein may relate to monitoring and/or estimating remaining life for a power converter.
  • Power converters are important components of a very wide range of electronic devices, and reliable operation of such power converters may be of particular importance in a vast array of electronic devices such as, for example, medical, communication, and/or computing devices. In some situations, such electronic devices may be utilized in critical applications where it may be advantageous to avoid sudden failure of the power converter and/or to be able to schedule maintenance or replacement of the power supply before failure.
  • the focal point may be placed on a correct estimate of the remaining life of the power converter. This can allow scheduled maintenance and replacement of power converters that are near to their end of life and avoid sudden disruption of service. So rather than using expensive components to extend the product lifetime, it may be advantageous to focus on more accurate remaining life estimation to allow for scheduled replacement of a power converter before failure.
  • Electronic component lifetime may vary greatly depending on its working environment. Accurate remaining life estimation may benefit from accurate information on the operating environment.
  • a real-time monitoring system may relatively correctly estimate and report product reliability. This may be similar in some respects to real time prediction of battery remaining capacity in many battery operated products.
  • Another example real time reporting system is the power distribution system as disclosed by Forth in US patent 6671654.
  • a similar method has been found in a battery life estimation system as recorded by Tsujikawa.
  • Hammond in his US patent 7114098 discloses a system which monitors a power supply system with a plurality of power supplies. The system reports critical state of the power supplies to a computer network. There is no remaining life estimation method, but rather a failure alarm system is disclosed.
  • the electrolytic capacitor may be among the components with the shortest life expectancy. Its failure rate is typically several times of other electronic components. Larson in US patent publication 20060176186 discloses a system that monitors the state of a cooling fan on the assumption that it is the critical component. However, not all power converters incorporate a cooling fan. On the other hand, deterioration of a cooling fan may cause temperature to rise. Temperature may be a good indicator, rather than monitoring the fan.
  • Warizaya in US patent publication 20070150236 discloses a system to monitor the voltage, current and temperature of capacitors in a power supply although the main theme of this system is not the capacitor but on the system cooling fan.
  • capacitor current detection by sensors is not desirable in practice because this impairs proper operation of the power supply and produces power loss.
  • sensors may be too expensive for mass produced products and Warizaya's monitoring system is limited to large systems in which cost is not a major concern.
  • the present invention provides method and apparatus for monitoring and/or estimating remaining life for a power converter.
  • the present invention provides an apparatus comprising a current control mode power converter to generate a switching current signal, the current control mode power converter comprising a capacitor; a current sampling unit to sample the switching current signal at the capacitor, the current sampling unit to generate a digitized waveform for the sampled signal; and a computation unit to estimate a remaining life of the current control mode power converter based at least in part on the sampled waveform.
  • the present invention provides a method comprising steps of: sampling, utilizing a sampling circuit, a signal from a power converter, the power converter including a capacitor; generating a digitized waveform for the sampled signal; and estimating a remaining life of the power converter based at least in part on the digitized waveform.
  • the present invention provides an article comprising a storage medium having stored thereon instructions executable by a computing platform to sample a signal from a power converter, the power converter including a capacitor; generate a digitized waveform for the sampled signal; and estimate a remaining life of the power converter based at least in part on the digitized waveform.
  • the present invention provides an apparatus to digitize a repetitive signal having a time cycle, comprising an input terminal to accept repetitive analog electrical signal from a power converter; a sample and hold circuit having a switch coupled to the input terminal to periodically sample the repetitive analog electrical signal according to a sampling time; a capacitor coupled to an output of the sample and hold circuit to maintain a voltage from the sampled analog electrical signal; an analog-to-digital converter coupled to the capacitive to generate a set of digital information signals according to the voltage from the sampled analog electrical signal; a computation unit to receive the set of digital information signals and to store said digital information signals in a memory, said computation unit to estimate a remaining life of a power converter based at least in part on the set of digital information signals; a trigger unit to trigger the sample and hold circuit at least in part in response to receiving a command from the computation unit.
  • Figure 1 is diagram of an example current mode controlled power converter system.
  • Figure 2 is a block diagram of an example embodiment of a power converter lifetime estimator according to the present invention.
  • Figure 3 is an illustration of an example current signal.
  • Figure 4 is a diagram of example embodiment of repetitive signal capture circuitry according to the present invention.
  • Figure 5a is a schematic diagram of an example embodiment of a buck power converter according to the present invention.
  • Figure 5b is a waveform of an example signal to be sensed.
  • Figure 5c is an example waveform depicting input capacitor current.
  • Figure 5d is an example waveform illustrating output capacitor current.
  • Figure 6a is a schematic diagram of an example embodiment of a boost power converter according to the present invention.
  • Figure 6b is a waveform of an example signal to be sensed.
  • Figure 6c is an example waveform depicting input capacitor current.
  • Figure 6d is an example waveform of output capacitor current.
  • Figure 7a is a schematic diagram of an example embodiment of a buck boost power converter according to the present invention.
  • Figure 7b is an example waveform of a signal to be sensed.
  • Figure 7c is an example waveform illustrating input capacitor current.
  • Figure 7d is an example waveform depicting output capacitor current.
  • Figure 8 is a graph demonstrating deterioration of remaining power converter life over time.
  • Figure 9 is a diagram illustrating an example technique for estimating remaining power converter life according to the present invention.
  • Figure 10 is a flow chart of an example embodiment of a method for estimating remaining power converter life according to the present invention.
  • Figure 1 1 is a block diagram of an example embodiment of a computing platform.
  • Figure 12 is a diagram depicting example test results.
  • Embodiments described herein may comprise a real-time remaining life estimation apparatus for power converters.
  • Power converter life may be determined at least in part by an electrolytic capacitor. Electrolytic capacitor life may be affected by its ripple current. It may not be practical to use sensors to measure capacitor current.
  • Embodiments disclosed herein may comprise a capacitor current estimation apparatus and techniques which may employ no direct capacitor current measurement.
  • Embodiments may comprise a current mode control power converter in which a semiconductor switching waveform is available in the power converter controller.
  • Embodiments may further comprise a microprocessor which may estimate capacitor currents with a knowledge of the power converter circuit topology, and the estimated remaining life of the power converter may be computed.
  • One or more embodiments disclosed herein may also comprise a repetitive signal measurement apparatus and/or technique which may allow a noisy, repetitive signal to be captured and digitized by a low cost sample and hold circuit and an analog to digital converter.
  • One or more embodiments disclosed herein may comprise a simple way to communicate remaining life estimation information.
  • the estimated power converter remaining life may be expressed as a value that may represent the amount of remaining life.
  • the value may be represented by a duty cycle of a pulse train for an embodiment.
  • the frequency of the pulse train may convey additional power converter information, such as, for example, temperature.
  • a potential advantage of one or more example embodiments may be the estimation of power converter capacitor current without a sensor installed at the capacitor.
  • Another potential advantage of one or more example embodiments may be an ability to be readily integrated into popular Pulse Width Modulation (PWM) controllers.
  • PWM Pulse Width Modulation
  • FIG. 1 is diagram of a conventional current mode controlled power converter system.
  • This example switching power converter comprises an input 1 , at least one output 2, a power converter circuit 3 and a control unit 4.
  • the example embodiment may further comprise at least one input capacitor 5 and at least one output capacitor 6.
  • These capacitors are, for one or more embodiments, electrolytic type capacitors which may determine the lifetime of the power converter.
  • the power converter circuit comprises semiconductor switches which operate a converter circuit 3.
  • the control unit comprises an error amplifier 7.
  • the error amplifier 7 picks up a signal from the output which may be the converter output voltage or the converter output current depending on the parameter to be controlled. In response to an internal reference signal 8, the error amplifier 7 produces a control signal.
  • a current sensing resistor picks up the switching current waveform signal.
  • This current signal is coupled to a comparator 9 which compares the current signal with the control signal from the error amplifier 7. In response, the comparator 9 produces a pulse width modulated signal with a duty cycle that controls the semiconductor switches.
  • This type of power converter configuration may be referred to as Current Mode Control. This configuration is very popular in the field because the control loop can be stabilized easily and it enables the converter to have good dynamic performance.
  • One or more embodiments may make use of the Current Mode Control converter and the apparatus described herein to predict the power converter remaining life and reliability.
  • An embodiment in accordance with claimed subject matter is shown in Figure 2.
  • This embodiment comprises a power converter, the reliability and life of which is to be monitored and reported.
  • the power converter has electrolytic capacitors installed at its input terminals and output terminals. The life time of these electrolytic capacitors may largely determine the life time of the power converter.
  • It is a Current Mode Control type power converter 11 where the switching current waveform 12 signal is readily available at the controller without an extra sensor.
  • the current waveform signal is captured by a current sampling unit 13.
  • This current sampling unit turns the current waveform information into a digital format.
  • the input and output capacitor ripple voltage waveforms are captured by a voltage sampling unit 10.
  • the information is collected by a computation unit 17 for calculation of the reliability of the power converter.
  • This embodiment further comprises a temperature sensing unit 14. It comprises a temperature sensor and means to convert the temperature information into a digital format made available to the computation unit 17.
  • This embodiment further comprises a timer unit to record converter operation time. In an embodiment this timer is a long interval timer which counts for several thousand hours. It may comprise a slow timer which triggers the computation unit to update an internal register which represents operation time. There is also means to program the power converter parameters into the computation unit for accurate remaining lifetime prediction.
  • Such information includes the type of electrolytic capacitor used in the power converter, operating voltage, converter type and other information.
  • the computation unit 17 collects data from the current sampling unit 13, the temperature sensing unit 14, the timer unit 15 and preprogrammed data on the power converter. It calculates the estimated remaining life of the converter and presents the result to an output unit 18.
  • the output unit 8 presents the remaining lifetime of the converter by an electrical signal 19.
  • This signal is presented in the form of a pulse having a duty cycle between 0 and 1.
  • This duty cycle represents the portion of the lifetime that remains. For example, at the beginning, the duty cycle may be 1 and it may decay with converter operation time according to computation algorithm described herein.
  • the output signal 19 can have other formats. For example it can be an analog signal with a voltage between two levels while the remaining converter life portion is represented by a signal level in between.
  • the current sampling unit 13 captures the power converter switching waveform and digitizes the information for presentation to the computation unit 17.
  • the current waveform 20 is trapezoidal or triangular in shape as shown in Figure 3.
  • the frequency of this waveform may be relatively high, on the order of a few hundred KHz.
  • a high speed analogue to digital converter (A/D converter) may be utilized to digitize this waveform.
  • A/D converter may be relatively expensive.
  • a low cost, lower speed A/D converter may be utilized for one or more embodiments.
  • One or more embodiments may make use of the repetitive nature of the waveform in order to be able to use the low cost A/D converter.
  • the principle is shown in Figure 3. A repetitive sample is taken at a time td from the start of a switching cycle.
  • the signal may be digitized by an A/D converter and the data may be stored in a memory in the computation unit.
  • t ⁇ j may be incremented to a next sample point.
  • the delay time t d sweeps through the whole cycle from to to T and a complete cycle of the waveform can be captured.
  • FIG. 4 An example embodiment of a current sampling unit is shown in Figure 4 and described herein.
  • Current waveform 20 is passed through a filter 35 which removes high frequency noise.
  • the signal is presented to a sample and hold circuit 30.
  • Circuit 30 comprises a capacitor 31 and a discharge resistor 32.
  • the sampled signal is presented to an A/D converter 33 which in turn feeds the digitized data to the computation unit 17.
  • Sample and hold circuit 30 may be triggered by a trigger generator 34 which may be synchronized with current waveform 20.
  • the computation unit 17 increments the time td for the trigger generator.
  • the computation unit 17 controls sampling through the whole cycle and captures a digitized waveform of the whole cycle.
  • This example embodiment of a current sampling unit may be incorporated into an integrated circuit or any other package.
  • the computation unit 17 gathers data from the various units and predicts the remaining power converter life. Initially, unit 17 receives the digitized current waveform from the current sampling unit and calculates the capacitor currents in the input capacitor 5 and output capacitor 6 according to the algorithm described herein. For some embodiments, there are three basic power converter topologies, namely the buck, boost, and buck-boost converter topologies. Input and output capacitor currents may be computed from the current waveform of the semiconductor switch.
  • Figure 5a illustrates an example embodiment of a buck converter comprising an input capacitor 40 and an output capacitor 41.
  • the converter may further comprise a semiconductor switch 42, a diode 43, and an inductor 44. It is assumed that the input current I 1n and output current I ou t of the converter are constant. The switching current is absorbed at least in part by the input capacitor and the output capacitor.
  • Figure 5b illustrates the current i sense through the switch 42.
  • the current through the input capacitor has the same waveform as i sense except that the waveform 46 is balanced about the time axis as shown in Figure 5c.
  • the duty cycle for this embodiment is labeled "D".
  • the r.m.s. ripple current iciN is represented in terms of i sense in the following equation:
  • ii is the switch turn on current; and in is the switch turn off current.
  • Figure 5d illustrates the current through the output capacitor for an embodiment.
  • the r.m.s. ripple current icoirrniay be represented in terms of i sense in the following equation:
  • the buck converter is one possible topology, for an embodiment. It may be extended to a forward converter or other converters which provide isolation between the input and output by a transformer. Topological variations are possible for a variety of embodiments, and the techniques described herein may be applied accordingly.
  • Figure 6a depicts an example embodiment of a boost converter.
  • the boost converter may comprise an input capacitor 50 and an output capacitor 51.
  • the converter may further comprise a semiconductor switch 52, an inductor 53, and a diode 54. It is assumed for this example that the input current Ij n and output current I out of the converter are constant. The switching current is absorbed at least in part by the input capacitor and the output capacitor.
  • Figure 6b depicts the current i sens e through the switch 52. The current through the input capacitor picks up the ripple current of i sense as shown in Figure 6c.
  • the r.m.s. ripple current ioN may be represented in terms of i sens e in the following equation:
  • Figure 6d depicts the current through output capacitor 51.
  • the ripple current icou ⁇ has the same waveform as i sense except that the waveform 57 is balanced about the time axis, for this example.
  • the r.m.s. ripple current icou ⁇ may be represented in terms of i sen se in the following equation:
  • the boost converter is an example topology. It may be extended to converters with isolation between the input and output by a transformer or other means. Topological variations are possible for one or more alternate embodiments, and the example techniques described herein may be applied accordingly.
  • Figure 7a illustrates an example embodiment of a buck-boost converter.
  • the converter may comprise an input capacitor 60 and an output capacitor 61.
  • the converter may further comprise a semiconductor switch 62, an inductor 63, and a diode 64. It is assumed for this example that the input current I in and output current I out of the converter are constant.
  • the switching current may be absorbed at least in part by the input capacitor and the output capacitor.
  • Figure 7b depicts the current i sense through the switch 62.
  • the current through the input capacitor may pick up the ripple current of i sense as illustrated in Figure 7c.
  • the r.m.s. ripple current iciN for an embodiment may be represented in terms of i senSe in the following equation:
  • Figure 7d depicts the current through the output capacitor for this example.
  • the ripple current icou ⁇ may be represented for this example in terms of i sen se in the following equation:
  • the buck-boost converter is an example topology. It may be extended to converters with isolation between the input and output by a transformer, such as, for one example, a flyback converter. There may be topological variations for other embodiments, and the techniques described herein may be applied accordingly.
  • an aluminum electrolytic capacitor may be a component which may at least in part determine the lifetime of a power converter.
  • a possible cause of failure for an aluminum electrolytic capacitor may be a drying-out of electrolyte. This may also be referred to as 'wear-out failure' which may result in a reduction in capacitance.
  • Aluminum electrolytic capacitors may comprise liquid electrolyte. The electrolyte may exhibit rather conspicuous temperature characteristics, and the thermal stress may have an effect on the capacitor's life expectancy. Dissipation heat generated by the ripple current may be a factor affecting the useful life of the capacitor.
  • the maximum permissible ripple current value may depend on the ambient temperature. Operating temperature and ripple current rating may be sources of wear-out mechanisms.
  • ESR equivalent series resistance
  • the equivalent series resistance (ESR) may be computed.
  • the ripple currents in the input capacitor and the output capacitor may be captured as described.
  • the capacitor ripple voltage waveform may also be captured by a sampling unit the same as that described in Figure 4. Having obtained the current waveform and the voltage waveform of the capacitors, the computation unit 17 may calculate the ESR using the well-known Ohm's law.
  • the ESR in an electrolytic capacitor grows as the capacitor deteriorates, and as such may provide a good indicator of the capacitor's remaining life.
  • the lifetime of a capacitor may be estimated from the following equation:
  • L b is the base life at rated conditions
  • T max is the rated temperature
  • T a is the ambient temperature
  • ⁇ T S is the rated heat rise at core of the capacitor by rated current ripple
  • Ao is the temperature factor for rated heat rise
  • ⁇ T j is the actual heat rise at core of the capacitor by operating current ripple
  • A is the temperature factor for actual heat rise.
  • the two multipliers may represent an ambient temperature factor and a capacitor core temperature factor.
  • the two temperature factors' effect may be expressed by an Arrhenius relation, for an embodiment. Because the core temperature heat may be generated from ripple currents, it is possible to rewrite the second multiplier in terms of current ripple rating with the given relationship:
  • I the capacitor ripple current which is estimated by the techniques described herein for the various converter topologies.
  • FIG 8 the life of an example capacitor is plotted against time.
  • the estimated remaining life is expressed in terms of a factor between 1 and 0 for this example embodiment.
  • the factor starts with a value 1 and decays to 0 over time for this example, with the estimated lifetime L defined by example equation (7), above.
  • the rate at which capacitor life decays may be given by the slope of curve, which is
  • Slope m may be modified by factors that may affect L such as ambient temperature T a and ripple current /.
  • t is the period for one data refresh cycle.
  • Computation unit 17 may have stored therein information related to the converter.
  • the information may comprise the type of power converter being used as well as parameters of the capacitor, for one or more embodiments.
  • the capacitor parameters for an example embodiment may comprise the factor L b , the rated maximum temperature T max , the rated ripple current I 0 , ⁇ T S , A and/or A 0 which may be available from the capacitor manufacturer or by measurement.
  • the information may further comprise the ambient temperature of the capacitor environment T a as received from temperature sensing unit 14, and may also comprise the operation time from timer unit 15.
  • Computation unit 17 may compute a using the above-mentioned information for an example embodiment.
  • the types of information mentioned are merely examples, and the scope of claimed subject matter is not limited in this respect.
  • the estimated remaining life of each capacitor may be computed separately.
  • the smaller estimated remaining life value may be presented as the estimated remaining life of the power converter.
  • output unit 18 receives factor a from the computation unit and turns the information into an electrical signal 19 for presentation to the outside world.
  • factor a may be represented as the duty cycle of a pulse train as shown in Figure 9 where
  • t p is the period when the signal representing remaining life is high.
  • the frequency of the pulse may also present useful information on the power converter.
  • the pulse frequency can represent capacitor environment temperature T a , for an example embodiment. If there is an abnormal rise in temperature say due to deterioration or failure of the system cooling fan, the pulse frequency may be designed to change significantly, thus serving as a signal that the power converter requires immediate repair.
  • the frequency of the pulse train may represent any of a range of information that may be advantageous.
  • the estimated remaining life may be represented by an analog signal that varies in voltage level according to the estimated remaining life. It will be obvious to those having ordinary skill in the art that there are many ways to present the factor a in the form of an electrical signal without departing from the scope of claimed subject matter.
  • microprocessor system may comprise the units depicted in Figure 2, for example, including, but not limited to, the power converter 11 with means to capture current information, current sampling unit 13, temperature sensing unit 14, timer unit 15, computation unit 17 and/or output unit 18. Any combination or a selected set of the units described herein may be integrated into an integrated circuit for one or more embodiments. Also, for one or more embodiments, the computation speed may not be an important consideration, and the system may be designed for low cost.
  • Figure 10 is a flow diagram of an example embodiment of a method for estimated the remaining life of a power converter.
  • information related to the power converter may be programmed into a computation unit, for example.
  • one possible type of information may include the converter type, which may be one of the three basic converter topologies discussed above or others. Setting the converter type allows appropriate equations to be used to estimate the capacitor currents.
  • the parameters related to the capacitor shown in equations (7) and (8) may be gathered and also provided to the calculation unit, for an example embodiment.
  • a digitized waveform of the semiconductor current may be gathered.
  • the example embodiments described in connection with Figure 3 may be utilized.
  • an appropriate equation may be selected from among equations (1) to (6) or others according to the type of power converter identified, and the estimated capacitor current may be calculated.
  • the capacitor temperature and the converter operation time may be determined.
  • the capacitor lifetime decrement may be calculated, for an embodiment, according to equation (10) at block 1050.
  • the estimated remaining lifetime may be presented as a factor a according to equation (1 1). This factor may be made available to the outside world for real-time monitoring.
  • the example process described above may repeat any number of times, and may provide real-time monitoring of the power converter.
  • Embodiments in accordance with claimed subject matter may include all, less than, or more than blocks 1010-1060.
  • FIG. 1 is a block diagram of an example embodiment of a computing platform 1100.
  • Computing platform 1 100 merely represents one possible computing platform configuration that may be used to implement some or all of the techniques described herein, and the scope of claimed subject matter is not limited in this respect.
  • Computing platform 1 100 may comprise a central processing unit (CPU) 1110 and a memory controller hub 1120 coupled to CPU 1 110.
  • Memory controller hub 1 120 is further coupled to a system memory 1 130, to a graphics processing unit (GPU) 1150, and to an input/output hub 1 140.
  • CPU central processing unit
  • GPU graphics processing unit
  • GPU 1150 is further coupled to a display device 1 160, which may comprise a CRT display, a flat panel LCD display, or other type of display device. Also coupled to GPU 1 150 is a graphics memory 1170.
  • graphics memory 1170 may be coupled to GPU 1150 via a parallel data interface or interconnect, and input/output hub 1 140 may be coupled to memory controller hub 1 120 via a serial data interface or interconnect.
  • input/output hub 1 140 may be coupled to non-volatile memory 1180, and may further be coupled to flash drive 1 190, which, for the embodiment depicted in Fig. 11, may comprise a USB Flash drive inserted into a USB port in system 1 100 (not shown).
  • System memory 230 may, for an embodiment, have stored thereon instructions, that, if executed by CPU 11 10 may enable the computing platform to perform at least in part one or more aspects of power converter remaining life estimation operations as described herein, although the scope of claimed subject matter is not limited in this respect.
  • Computing platform 1100 may also comprise, for one or more embodiments, one or more power converters (not shown) that may be monitored in accordance with embodiments described herein.
  • system 1100 is merely an example type of electronic device that may implement one or more embodiments described herein, and the scope of claimed subject matter is not limited to any particular device type.
  • a computing platform refers to a system or a device that includes the ability to process or store data in the form of signals.
  • a computing platform in this context, may comprise hardware, software, firmware or any combination thereof.
  • a computing platform may comprise any of a wide range of digital electronic devices, including, but not limited to, personal desktop or notebook computers, high-definition televisions, digital versatile disc (DVD) players or recorders, game consoles, satellite television receivers, cellular telephones, personal digital assistants, mobile audio or video playback or recording devices, and so on.
  • a process as described herein, with reference to flow diagrams or otherwise may also be executed or controlled, in whole or in part, by a computing platform.
  • Figure 12 is a diagram depicting example test results for an embodiment. Test results for this example are based on an example embodiment of power convert.
  • the converter comprises a discontinuous conduction mode flyback converter.
  • the flyback converter may comprise a converter similar to a buck-boost converter such as that described above in connection with Figure 7a, but with the inductor split to form a transformer.
  • the flyback converter is merely an example type of power converter, and the scope of claimed subject matter is not limited in this respect.
  • the buck converter, boost converter, and buck-boost converters are also merely example types of power converters, and again the scope of claimed subject matter is not limited in these respects.
  • the example test results of Figure 12 are based on an example embodiment of a discontinuous conduction mode flyback converter.
  • the output signal of the flyback converter is 12V at 7 A.
  • the working temperature of the output capacitor of the flyback converter is assumed to be 25°C.
  • the output capacitor ripple current for this example is assumed to be 12.76A rms.
  • the output capacitor comprises a Rubycon ZL series capacitor rated at 35V and 1800 ⁇ F.
  • the initial ESR of the output capacitor is assumed to be 15.6m ⁇ at 25 "C and 10OkHz.
  • the calculated rated ESR is assumed to be 11.8m ⁇ at 105 0 C and 10OkHz.
  • this is merely an example capacitor, and the scope of claimed subject matter is not limited in these respects.
  • the y-axis represents an ESR percentage for the output capacitor based on an initial ESR measurement
  • the x-axis represents working hours for the power converter.
  • the power converter end of life is assumed to occur at the point where the output capacitor ESR reaches 200% of the capacitor's initial ESR.
  • the point at which the output capacitor's ESR is estimated to reach the 200% level is calculated to be 46.96hrs.
  • the point at which the output capacitor ESR percentage reaches the 200% level is measured to be 56hrs. For this example test result, an error of 16% between the measured test results and the calculated predicted result is observed.
  • an acceptable error range may comprise 40%, although the scope of claimed subject matter is not limited in these respects.
  • Reference throughout this specification to "one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of claimed subject matter.
  • the appearance of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment.
  • the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Quality & Reliability (AREA)
  • Dc-Dc Converters (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)

Abstract

La présente invention concerne un appareil permettant d'évaluer la vie restante d'un convertisseur de puissance (11), comprenant les éléments suivants : une unité d'échantillonnage de courant (13) qui échantillonne le signal de courant d'interruption dans un condensateur (5,6) du convertisseur de puissance (11); une unité d'échantillonnage de tension (10) qui échantillonne une tension d'ondulation dans le condensateur (5,6); une unité de détection de température (14) qui détecte une température dans le condensateur (5,6); un temporisateur (15) qui suit la durée de fonctionnement du convertisseur de puissance (11); et une unité de calcul (17) qui évalue la vie restante sur la base des signaux de sortie à partir de l'unité d'échantillonnage de courant (13), de l'unité d'échantillonnage de tension (10), de l'unité de détection de température (14) et du temporisateur (15). L'invention porte également sur un procédé correspondant.
PCT/CN2009/001274 2008-11-20 2009-11-17 Appareil permettant d'évaluer la vie restante d'un convertisseur de puissance et procédé afférent Ceased WO2010057364A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200980147089.1A CN102224426B (zh) 2008-11-20 2009-11-17 用于估计功率转换器的剩余寿命的设备及其方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11650708P 2008-11-20 2008-11-20
US61/116.507 2008-11-20

Publications (1)

Publication Number Publication Date
WO2010057364A1 true WO2010057364A1 (fr) 2010-05-27

Family

ID=42172681

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2009/001274 Ceased WO2010057364A1 (fr) 2008-11-20 2009-11-17 Appareil permettant d'évaluer la vie restante d'un convertisseur de puissance et procédé afférent

Country Status (3)

Country Link
US (1) US8412486B2 (fr)
CN (1) CN102224426B (fr)
WO (1) WO2010057364A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103034777A (zh) * 2011-09-29 2013-04-10 施耐德电器工业公司 用于计算供能事件的方法和装置
DE102015116094A1 (de) * 2015-09-23 2017-03-23 Intel IP Corporation Eine Vorrichtung und ein Verfahren zum Vorhersagen eines zukünftigen Zustandes einer elektronischen Komponente

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201388206Y (zh) * 2009-04-30 2010-01-20 华为技术有限公司 一种通信设备
CN102520274B (zh) * 2011-11-28 2014-04-23 北京航空航天大学 一种基于失效物理的中频对数放大器的寿命预测方法
US9494657B2 (en) * 2012-10-16 2016-11-15 University Of Utah Research Foundation State of health estimation of power converters
DE102013106838A1 (de) * 2013-06-29 2014-12-31 Ebm-Papst St. Georgen Gmbh & Co. Kg Anordnung zur Abschätzung der Lebensdauer eines Elektromotors
EP3135825B1 (fr) * 2014-04-24 2019-06-12 Volvo Construction Equipment AB Appareil de calcul du temps de fonctionnement d'une machine de construction hybride et procédé associé
JP2017058146A (ja) 2015-09-14 2017-03-23 三菱電機株式会社 寿命推定回路およびそれを用いた半導体装置
TWI599870B (zh) * 2016-03-25 2017-09-21 威盛電子股份有限公司 操作系統及控制方法
JP2018107934A (ja) * 2016-12-27 2018-07-05 日本電産株式会社 モータ寿命推定方法、モータ制御システム、送風機システム、およびマルチコプターシステム
CN106597176A (zh) * 2016-12-30 2017-04-26 北京金风科创风电设备有限公司 电解电容器剩余寿命的预测方法及系统
DE112017001308T5 (de) * 2017-07-18 2019-03-14 Mitsubishi Electric Corporation Speicherprogrammierbare Steuerung, Steuereinheit und Verfahren zum Berechnen der Lebensdauer einer Einheit
JP7206758B2 (ja) * 2018-09-28 2023-01-18 日本ケミコン株式会社 コンデンサの寿命推定方法、その寿命推定プログラム、情報処理装置およびコンデンサ
CN109600037B (zh) * 2018-12-14 2020-12-04 陕西航空电气有限责任公司 基于航空用的双有源桥电路的大功率dc-dc变换器及其健康管理方法
CN114397567B (zh) * 2021-12-22 2025-04-25 国网辽宁省电力有限公司电力科学研究院 超程与吸合时间双变量电气开关寿命评估系统与方法
CN115420971A (zh) * 2022-08-10 2022-12-02 中国电子产品可靠性与环境试验研究所（（工业和信息化部电子第五研究所）（中国赛宝实验室）） 功率转换设备故障预测方法、装置及功率转换系统

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11356036A (ja) * 1998-06-04 1999-12-24 Toshiba Corp 直流電源装置
US20070150236A1 (en) * 2005-12-28 2007-06-28 Kanji Warizaya Life prediction and monitoring apparatus, life prediction and monitoring method, and life prediction and monitoring program
US20080030143A1 (en) * 2004-10-26 2008-02-07 Matsushita Electric Works, Ltd. Discharge Lamp Lighting Device, and Lighting Equipment and Lighting System Using the Device
WO2008016050A1 (fr) * 2006-07-31 2008-02-07 Mitsubishi Electric Corporation Dispositif d'alimentation et système de séquenceur

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481451A (en) * 1992-10-30 1996-01-02 Arex Electronics Corporation AC-to-AC power inverter apparatus functioning without smoothing capacitor, and control method thereof
US6671654B1 (en) 2000-11-28 2003-12-30 Power Measurement Ltd. Apparatus and method for measuring and reporting the reliability of a power distribution system
US7114098B2 (en) 2001-03-20 2006-09-26 American Power Conversion Corporation Power supply critical state monitoring system
JP2003157773A (ja) * 2001-09-07 2003-05-30 Sony Corp プラズマ表示装置
US7365661B2 (en) * 2002-11-14 2008-04-29 Fyre Storm, Inc. Power converter circuitry and method
US6801146B2 (en) * 2002-11-14 2004-10-05 Fyre Storm, Inc. Sample and hold circuit including a multiplexer
US6819011B2 (en) * 2002-11-14 2004-11-16 Fyre Storm, Inc. Switching power converter controller with watchdog timer
US6946753B2 (en) * 2002-11-14 2005-09-20 Fyre Storm, Inc. Switching power converter controller with watchdog timer
US6912139B2 (en) * 2002-11-14 2005-06-28 Fyre Storm, Inc. Multi-channel control methods for switched power converters
US6906502B2 (en) * 2002-11-14 2005-06-14 Fyre Storm, Inc. Method for regulating an output voltage of a power coverter
US7142125B2 (en) 2005-01-24 2006-11-28 Hewlett-Packard Development Company, L.P. Fan monitoring for failure prediction
JP5186148B2 (ja) * 2006-10-02 2013-04-17 株式会社日立製作所 ディジタル制御スイッチング電源装置
US7719808B2 (en) * 2007-05-15 2010-05-18 Astec International Limited Power converters with operating efficiency monitoring for fault detection
CN101087125B (zh) * 2007-06-25 2011-05-11 中国科学院电工研究所 一种具有寿命预测功能的电动汽车电机驱动系统

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11356036A (ja) * 1998-06-04 1999-12-24 Toshiba Corp 直流電源装置
US20080030143A1 (en) * 2004-10-26 2008-02-07 Matsushita Electric Works, Ltd. Discharge Lamp Lighting Device, and Lighting Equipment and Lighting System Using the Device
US20070150236A1 (en) * 2005-12-28 2007-06-28 Kanji Warizaya Life prediction and monitoring apparatus, life prediction and monitoring method, and life prediction and monitoring program
WO2008016050A1 (fr) * 2006-07-31 2008-02-07 Mitsubishi Electric Corporation Dispositif d'alimentation et système de séquenceur

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103034777A (zh) * 2011-09-29 2013-04-10 施耐德电器工业公司 用于计算供能事件的方法和装置
US9606149B2 (en) 2011-09-29 2017-03-28 Schneider Electric Industries Sas Method and device for counting energisation events
DE102015116094A1 (de) * 2015-09-23 2017-03-23 Intel IP Corporation Eine Vorrichtung und ein Verfahren zum Vorhersagen eines zukünftigen Zustandes einer elektronischen Komponente
US10527668B2 (en) 2015-09-23 2020-01-07 Intel IP Corporation Apparatus and a method for predicting a future state of an electronic component

Also Published As

Publication number Publication date
CN102224426A (zh) 2011-10-19
CN102224426B (zh) 2014-05-14
US20100125435A1 (en) 2010-05-20
US8412486B2 (en) 2013-04-02

Similar Documents

Publication Publication Date Title
US8412486B2 (en) Power converter remaining life estimation
CN103675533B (zh) 直流母线电解电容寿命检测方法和装置
JP4261616B2 (ja) 電池容量検出装置
JP6406825B2 (ja) バッテリー容量を検知するためのシステム及び方法
JP4215152B2 (ja) 電池容量検出方法
Ahmad et al. Low-frequency impedance monitoring and corresponding failure criteria for aluminum electrolytic capacitors
TWI259906B (en) A condenser residual life prediction method, a temperature detecting construction and an electronic machine
TWI419390B (zh) 電池裝置之剩餘容量與剩餘使用時間的估算方法
KR20140106436A (ko) 배터리 충전량 트래킹, 등가 회로 선택 및 벤치마킹
US9129510B2 (en) Monitoring operating condition of electrical component
US9645189B2 (en) Partial discharge charge amount measuring method and device
US11415634B2 (en) Battery performance assessment method and apparatus
JP6859585B2 (ja) バッテリーの電力限界を決定するための方法及びバッテリー管理システム
Kulkarni et al. Integrated diagnostic/prognostic experimental setup for capacitor degradation and health monitoring
TWI408393B (zh) 電池電量殘量預估方法及其系統
JP2010271286A (ja) 電池劣化判定装置、電池劣化判定方法、及びプログラム
JP6565675B2 (ja) 蓄電素子の劣化状態検知装置、劣化状態検知方法及び蓄電システム
CN104237747A (zh) 绝缘寿命推定方法及绝缘寿命推定装置
Williard et al. A life model for supercapacitors
JP5379820B2 (ja) 二次電池温度推定装置および二次電池温度推定方法
JP2015132481A (ja) 蓄電池及び関連装置を特徴付けるための方法
JP2014074671A (ja) 二次電池の内部抵抗推定方法及び推定装置
JP5117526B2 (ja) 電池内部状態推定装置および電池内部状態推定方法
CN114336862B (zh) 一种电池电量监测方法、系统、组件和可读存储介质
CN112595983B (zh) 一种充电电量确定方法、装置、处理器及存储介质

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980147089.1

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09827113

Country of ref document: EP

Kind code of ref document: A1

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09827113

Country of ref document: EP

Kind code of ref document: A1