[go: up one dir, main page]

WO2009038042A1 - 積層実装構造体及び積層実装構造体の製造方法 - Google Patents

積層実装構造体及び積層実装構造体の製造方法 Download PDF

Info

Publication number
WO2009038042A1
WO2009038042A1 PCT/JP2008/066655 JP2008066655W WO2009038042A1 WO 2009038042 A1 WO2009038042 A1 WO 2009038042A1 JP 2008066655 W JP2008066655 W JP 2008066655W WO 2009038042 A1 WO2009038042 A1 WO 2009038042A1
Authority
WO
WIPO (PCT)
Prior art keywords
mounting structure
laminated mounting
laminated
main surface
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2008/066655
Other languages
English (en)
French (fr)
Inventor
Mikio Nakamura
Yu Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Olympus Corp
Original Assignee
Olympus Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olympus Corp filed Critical Olympus Corp
Priority to CN2008801075629A priority Critical patent/CN101803020B/zh
Priority to US12/678,855 priority patent/US20100202126A1/en
Priority to EP08832607.9A priority patent/EP2194576B1/en
Publication of WO2009038042A1 publication Critical patent/WO2009038042A1/ja
Anticipated expiration legal-status Critical
Priority to US13/668,982 priority patent/US10244639B2/en
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/36—Assembling printed circuits with other printed circuits
    • H05K3/368—Assembling printed circuits with other printed circuits parallel to each other
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/144—Stacked arrangements of planar printed circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4046—Through-connections; Vertical interconnect access [VIA] connections using auxiliary conductive elements, e.g. metallic spheres, eyelets, pieces of wire
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4647—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer around previously made via studs
    • H10W70/09—
    • H10W90/00—
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04—Assemblies of printed circuits
    • H05K2201/042—Stacked spaced PCBs; Planar parts of folded flexible circuits having mounted components in between or spaced from each other
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10242—Metallic cylinders
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/1031—Surface mounted metallic connector elements
    • H05K2201/10318—Surface mounted metallic pins
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/025—Abrading, e.g. grinding or sand blasting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1305—Moulding and encapsulation
    • H05K2203/1316—Moulded encapsulation of mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3421—Leaded components
    • H05K3/3426—Leaded components characterised by the leads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • H10W70/60—
    • H10W72/01331—
    • H10W72/241—
    • H10W72/9413—
    • H10W74/01—
    • H10W74/114—
    • H10W90/297—
    • H10W90/721—
    • H10W90/722—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147—Assembling terminal to base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Combinations Of Printed Boards (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Wire Bonding (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

　狭ピッチ化を実現できるとともに、被実装部品を実装することのできる高さを確保することのできる積層実装構造体及び積層実装構造体の製造方法を提供する。 　少なくとも一方の主面上に被実装部品を設置、動作するために必要な実装領域、及び、被実装部品が動作するための信号伝達のための接続用領域、を備える複数の部材と、対向する部材との間の接続用領域に配置された導電部材と、を有し、導電部材の断面は、接続用領域と同じ又はそれより小さく、導電部材の端部は一方の部材主面から他方の部材主面に達し、導電部材の高さは、実装領域の間隔を規定する。
PCT/JP2008/066655 2007-09-18 2008-09-16 積層実装構造体及び積層実装構造体の製造方法 Ceased WO2009038042A1 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CN2008801075629A CN101803020B (zh) 2007-09-18 2008-09-16 叠层安装结构体和叠层安装结构体的制造方法
US12/678,855 US20100202126A1 (en) 2007-09-18 2008-09-16 Stacked Mounting Structure and Method of Manufacturing Stacked Mounting Structure
EP08832607.9A EP2194576B1 (en) 2007-09-18 2008-09-16 Method for manufacturing a stacked mounting structure
US13/668,982 US10244639B2 (en) 2007-09-18 2012-11-05 Method of manufacturing stacked mounting structure

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2007240785 2007-09-18
JP2007-240785 2007-09-18
JP2008091636A JP2009094457A (ja) 2007-09-18 2008-03-31 積層実装構造体及び積層実装構造体の製造方法
JP2008-091636 2008-03-31

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US12/678,855 A-371-Of-International US20100202126A1 (en) 2007-09-18 2008-09-16 Stacked Mounting Structure and Method of Manufacturing Stacked Mounting Structure
US13/668,982 Division US10244639B2 (en) 2007-09-18 2012-11-05 Method of manufacturing stacked mounting structure

Publications (1)

Publication Number Publication Date
WO2009038042A1 true WO2009038042A1 (ja) 2009-03-26

Family

ID=40467856

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/066655 Ceased WO2009038042A1 (ja) 2007-09-18 2008-09-16 積層実装構造体及び積層実装構造体の製造方法

Country Status (5)

Country Link
US (2) US20100202126A1 (ja)
EP (1) EP2194576B1 (ja)
JP (1) JP2009094457A (ja)
CN (1) CN101803020B (ja)
WO (1) WO2009038042A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014123638A (ja) * 2012-12-21 2014-07-03 Murata Mfg Co Ltd 部品モジュール
CN106165554A (zh) * 2014-02-06 2016-11-23 Lg伊诺特有限公司 印刷电路板、封装基板及其制造方法

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5449237B2 (ja) * 2011-03-09 2014-03-19 古河電気工業株式会社 基板および基板の製造方法
JP6205228B2 (ja) * 2013-09-30 2017-09-27 オリンパス株式会社 撮像モジュールおよび内視鏡装置
DE102014101366B3 (de) 2014-02-04 2015-05-13 Infineon Technologies Ag Chip-Montage an über Chip hinausstehender Adhäsions- bzw. Dielektrikumsschicht auf Substrat
JP6274135B2 (ja) * 2015-03-12 2018-02-07 株式会社村田製作所 コイルモジュール
WO2017010216A1 (ja) * 2015-07-15 2017-01-19 株式会社村田製作所 電子部品
US9825597B2 (en) 2015-12-30 2017-11-21 Skyworks Solutions, Inc. Impedance transformation circuit for amplifier
US10062670B2 (en) 2016-04-18 2018-08-28 Skyworks Solutions, Inc. Radio frequency system-in-package with stacked clocking crystal
US10297576B2 (en) 2016-04-18 2019-05-21 Skyworks Solutions, Inc. Reduced form factor radio frequency system-in-package
US10362678B2 (en) 2016-04-18 2019-07-23 Skyworks Solutions, Inc. Crystal packaging with conductive pillars
US10269769B2 (en) 2016-04-18 2019-04-23 Skyworks Solutions, Inc. System in package with vertically arranged radio frequency componentry
TWI859783B (zh) 2016-12-29 2024-10-21 美商天工方案公司 前端系統、無線通信裝置及封裝前端模組
US10515924B2 (en) 2017-03-10 2019-12-24 Skyworks Solutions, Inc. Radio frequency modules
DE102017212739A1 (de) * 2017-07-25 2019-01-31 Siemens Aktiengesellschaft Halbleiterbauteil sowie Verfahren zu dessen Herstellung
CN109714910B (zh) * 2019-01-29 2020-08-14 维沃移动通信有限公司 一种多层电路板的制造方法、多层电路板和移动终端
JP7666878B2 (ja) * 2020-11-18 2025-04-22 株式会社ディスコ ウェーハの製造方法及び積層デバイスチップの製造方法
JP7608018B2 (ja) * 2020-11-18 2025-01-06 株式会社ディスコ ウェーハの製造方法及び積層デバイスチップの製造方法
JP7608019B2 (ja) 2020-11-18 2025-01-06 株式会社ディスコ ウェーハの製造方法及び積層デバイスチップの製造方法
JP7612290B2 (ja) 2020-11-18 2025-01-14 株式会社ディスコ ウェーハの製造方法及び積層デバイスチップの製造方法
JP7612289B2 (ja) * 2020-11-18 2025-01-14 株式会社ディスコ ウェーハの製造方法及び積層デバイスチップの製造方法
JP7693298B2 (ja) * 2020-11-18 2025-06-17 株式会社ディスコ ウェーハの製造方法及び積層デバイスチップの製造方法
JP7704544B2 (ja) 2021-03-09 2025-07-08 株式会社ディスコ ウェーハの製造方法及び積層デバイスチップの製造方法
CN117135829B (zh) 2023-08-30 2024-05-14 西南石油大学 一种基板自动裁切打磨堆叠卸载一体化机

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001110829A (ja) * 1999-10-14 2001-04-20 Rohm Co Ltd 半導体装置およびその製造方法
JP2001144399A (ja) 1999-11-17 2001-05-25 Sony Corp 基板間接続部材、電子回路基板、電子回路装置及び電子回路装置の製造方法
JP3960479B1 (ja) * 2006-07-07 2007-08-15 国立大学法人九州工業大学 両面電極構造の半導体装置の製造方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05102149A (ja) * 1991-10-04 1993-04-23 Sharp Corp 半導体装置の製造方法
US5334804A (en) * 1992-11-17 1994-08-02 Fujitsu Limited Wire interconnect structures for connecting an integrated circuit to a substrate
US5977640A (en) * 1998-06-26 1999-11-02 International Business Machines Corporation Highly integrated chip-on-chip packaging
KR100290784B1 (ko) * 1998-09-15 2001-07-12 박종섭 스택 패키지 및 그 제조방법
JP2000323806A (ja) * 1999-05-13 2000-11-24 Matsushita Electric Ind Co Ltd バンプ付セラミック回路基板及びその製造方法
EP1154474A4 (en) * 1999-08-23 2008-07-16 Rohm Co Ltd SEMICONDUCTOR COMPONENT AND METHOD FOR PRODUCING THEREOF
US6448106B1 (en) 1999-11-09 2002-09-10 Fujitsu Limited Modules with pins and methods for making modules with pins
JP4320492B2 (ja) * 1999-12-08 2009-08-26 株式会社デンソー 半導体素子の実装構造および半導体素子の実装構造の製造方法
JP2002134653A (ja) * 2000-10-23 2002-05-10 Matsushita Electric Ind Co Ltd 半導体装置とその製造方法
JP4380088B2 (ja) * 2001-05-31 2009-12-09 株式会社デンソー 積層回路モジュールの製造方法
JP2006165252A (ja) 2004-12-07 2006-06-22 Shinko Electric Ind Co Ltd チップ内蔵基板の製造方法
KR100734264B1 (ko) * 2005-06-16 2007-07-02 삼성전자주식회사 집적회로 패키지와 집적회로 모듈
JP4635202B2 (ja) * 2005-07-20 2011-02-23 国立大学法人九州工業大学 両面電極パッケージの製造方法
JP4793155B2 (ja) * 2006-07-31 2011-10-12 エプソントヨコム株式会社 プリント基板、プリント基板ユニット、表面実装型高安定圧電発振器、及びプリント基板の加工方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001110829A (ja) * 1999-10-14 2001-04-20 Rohm Co Ltd 半導体装置およびその製造方法
JP2001144399A (ja) 1999-11-17 2001-05-25 Sony Corp 基板間接続部材、電子回路基板、電子回路装置及び電子回路装置の製造方法
JP3960479B1 (ja) * 2006-07-07 2007-08-15 国立大学法人九州工業大学 両面電極構造の半導体装置の製造方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2194576A4

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014123638A (ja) * 2012-12-21 2014-07-03 Murata Mfg Co Ltd 部品モジュール
CN106165554A (zh) * 2014-02-06 2016-11-23 Lg伊诺特有限公司 印刷电路板、封装基板及其制造方法
CN106165554B (zh) * 2014-02-06 2020-04-03 Lg伊诺特有限公司 印刷电路板、封装基板及其制造方法

Also Published As

Publication number Publication date
EP2194576B1 (en) 2017-12-06
JP2009094457A (ja) 2009-04-30
US20100202126A1 (en) 2010-08-12
US10244639B2 (en) 2019-03-26
CN101803020A (zh) 2010-08-11
EP2194576A4 (en) 2010-10-06
EP2194576A1 (en) 2010-06-09
CN101803020B (zh) 2012-05-23
US20130133190A1 (en) 2013-05-30

Similar Documents

Publication Publication Date Title
WO2009038042A1 (ja) 積層実装構造体及び積層実装構造体の製造方法
WO2009041506A1 (ja) 導電体接続用部材及びその製造方法、接続構造、並びに、太陽電池モジュール
EP2346113A3 (en) Dual-feed dual band antenna assembly and associated method
WO2010002009A3 (en) Element array, electromechanical conversion device, and process for producing the same
WO2009114670A3 (en) Support mounted electrically interconnected die assembly
WO2011052885A3 (ko) 곡면 형성이 자유로운 엘이디 탑재 바
WO2012037216A3 (en) Staged via formation from both sides of chip
WO2009017571A3 (en) Electronic device housing assembly
USD638554S1 (en) Extruded rail set used for mounting solar panels on slightly slanted roofs
EP2325361A4 (en) FASERMASSE, LEADING SUBSTRATE COMPOSITE WITH THE FIBER MASS AND MANUFACTURING METHOD THEREFOR
WO2010133582A3 (de) Pflasterstein mit vorzugsweise senkrecht zur verlegeebene ausgerichteten steinflanken
WO2009069658A1 (ja) スパッタリングターゲット材およびこれから得られるスパッタリングターゲット
WO2010094511A3 (de) Bauteilanordnung und verfahren zu dessen herstellung
WO2012007765A3 (en) Electronic device
WO2007098736A3 (de) Verfahren zum herstellen von peltier-modulen sowie peltier-modul
WO2011149639A3 (en) Rotor lamination assembly
WO2011163333A3 (en) Sandwich structure for directional coupler
WO2009057259A1 (ja) 電子部品実装構造体およびその製造方法
WO2009003464A3 (de) Flächenverkleidungsstruktur und verfahren zum herstellen einer flächenverkleidungsstruktur
WO2009051183A1 (ja) 接続端子、半導体パッケージ、配線基板、コネクタ、およびマイクロコンタクタ
TW200627653A (en) Interconnection structure through passive component
WO2011025273A3 (ko) 카메라 교번 장치를 구비한 태양 전지의 듀얼 라인 생산 장치 및 그 생산 방법
WO2007041256A3 (en) Integrated wiring for composite structures
WO2012064095A3 (ko) 발광모듈
WO2011073911A3 (en) Oral cleaning section

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880107562.9

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08832607

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 12678855

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2008832607

Country of ref document: EP