[go: up one dir, main page]

WO2009024761A3 - Stack of integrated circuits - Google Patents

Stack of integrated circuits Download PDF

Info

Publication number
WO2009024761A3
WO2009024761A3 PCT/GB2008/002770 GB2008002770W WO2009024761A3 WO 2009024761 A3 WO2009024761 A3 WO 2009024761A3 GB 2008002770 W GB2008002770 W GB 2008002770W WO 2009024761 A3 WO2009024761 A3 WO 2009024761A3
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
stack
master clock
integrated circuits
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/GB2008/002770
Other languages
French (fr)
Other versions
WO2009024761A2 (en
Inventor
Timothy James Regan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of WO2009024761A2 publication Critical patent/WO2009024761A2/en
Publication of WO2009024761A3 publication Critical patent/WO2009024761A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

A three-dimensional structure including a plurality of integrated circuits (101a-d) stacked substantially vertically one on top of another, said stack of circuits (101a-d) including first and second circuits (101a;113) located at different vertical levels in the stack, wherein the first circuit comprises a master clock circuit (113) that includes clock circuitry arranged to provide clock signals to a plurality of nodes (107) within the master clock circuit, and the structure includes at least one interconnect (115) that is arranged to connect one of the nodes (107) in the master clock circuit to a node (117) in the second circuit (101a), and the master clock circuit (113) is arranged to supply clock signals to the second circuit (101a) via the interconnect (115).
PCT/GB2008/002770 2007-08-17 2008-08-15 Stack of integrated circuits Ceased WO2009024761A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0716055.9A GB0716055D0 (en) 2007-08-17 2007-08-17 Vertical distribution of planar signals in stacked integrated circuits
GB0716055.9 2007-08-17

Publications (2)

Publication Number Publication Date
WO2009024761A2 WO2009024761A2 (en) 2009-02-26
WO2009024761A3 true WO2009024761A3 (en) 2009-04-30

Family

ID=38566544

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2008/002770 Ceased WO2009024761A2 (en) 2007-08-17 2008-08-15 Stack of integrated circuits

Country Status (2)

Country Link
GB (1) GB0716055D0 (en)
WO (1) WO2009024761A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9490787B1 (en) 2015-06-11 2016-11-08 Infineon Technologies Ag System and method for integrated circuit clock distribution

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5376825A (en) * 1990-10-22 1994-12-27 Seiko Epson Corporation Integrated circuit package for flexible computer system alternative architectures
EP0827203A2 (en) * 1996-08-20 1998-03-04 International Business Machines Corporation Clock skew minimisation system and method for integrated circuits
US5818107A (en) * 1997-01-17 1998-10-06 International Business Machines Corporation Chip stacking by edge metallization
EP1762943A1 (en) * 2005-09-09 2007-03-14 STMicroelectronics S.r.l. Chip-to-chip communication system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5376825A (en) * 1990-10-22 1994-12-27 Seiko Epson Corporation Integrated circuit package for flexible computer system alternative architectures
EP0827203A2 (en) * 1996-08-20 1998-03-04 International Business Machines Corporation Clock skew minimisation system and method for integrated circuits
US5818107A (en) * 1997-01-17 1998-10-06 International Business Machines Corporation Chip stacking by edge metallization
EP1762943A1 (en) * 2005-09-09 2007-03-14 STMicroelectronics S.r.l. Chip-to-chip communication system

Also Published As

Publication number Publication date
GB0716055D0 (en) 2007-09-26
WO2009024761A2 (en) 2009-02-26

Similar Documents

Publication Publication Date Title
EP1903606A3 (en) Stackable tier structure comprising an IC die and a high density feedthrough structure
WO2005006556A3 (en) Integrated circuit with interface tile for coupling to a stacked -die second integrated circuit
WO2006076151A3 (en) Lithography and associated methods, devices, and systems
WO2006017725A3 (en) Ring bus structure and it's use in flash memory systems
WO2007130921A3 (en) Memory module with reduced access granularity
JP2015507372A5 (en)
WO2008137585A3 (en) Circuit and method for interconnecting stacked integrated circuit dies
TW200725636A (en) Self-identifying stacked die semiconductor components
WO2003090259A3 (en) Authentication of integrated circuits
TW200603386A (en) Interconnect structure with aluminum core
TW200629538A (en) Three dimensional integrated circuit and method of design
WO2011044385A3 (en) Vertically stackable dies having chip identifier structures
WO2009063542A1 (en) Semiconductor device
WO2007084422A3 (en) Modular blade server
JP2013508941A5 (en)
WO2008095091A3 (en) Structures and processes for fabrication of probe card assemblies with multi-layer interconnect
ATE545134T1 (en) STORAGE SYSTEM WITH SECTIONAL DATA LINES
TW200640325A (en) Wiring board manufacturing method
WO2012070821A3 (en) Layout library of flip-flop circuit
DE602004007402D1 (en) EFFICIENT CONNECTION BETWEEN MODULES OF CHANGEABLE ELECTRONIC CIRCUITS
WO2004061855A3 (en) All-metal three-dimensional circuits and memories
US20150170996A1 (en) Through-mesh-plane vias in a multi-layered package
WO2003103268A3 (en) DVD PLAYER WITH IMPROVED CONNECTIVITY
TW200615970A (en) Hierarchical module
WO2009024761A3 (en) Stack of integrated circuits

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08788339

Country of ref document: EP

Kind code of ref document: A2

122 Ep: pct application non-entry in european phase

Ref document number: 08788339

Country of ref document: EP

Kind code of ref document: A2