WO2009008182A1 - 低密度パリティ検査畳み込み符号(ldpc-cc)符号化器及びldpc-cc復号器 - Google Patents
低密度パリティ検査畳み込み符号(ldpc-cc)符号化器及びldpc-cc復号器 Download PDFInfo
- Publication number
- WO2009008182A1 WO2009008182A1 PCT/JP2008/001874 JP2008001874W WO2009008182A1 WO 2009008182 A1 WO2009008182 A1 WO 2009008182A1 JP 2008001874 W JP2008001874 W JP 2008001874W WO 2009008182 A1 WO2009008182 A1 WO 2009008182A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- ldpc
- weight
- encoder
- decoder
- low
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/1154—Low-density parity-check convolutional codes [LDPC-CC]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/23—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/23—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes
- H03M13/235—Encoding of convolutional codes, e.g. methods or arrangements for parallel or block-wise encoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Error Detection And Correction (AREA)
Abstract
LDPC-CC(Low-Density Parity-Check Convolutional Codes:低密度パリティ検査畳み込み符号)符号化・復号化に必要なターミネーション系列の量を削減し、伝送効率の劣化を抑圧しつつ、誤り訂正符号化・復号化を行うLDPC-CC符号化器及びLDPC-CC復号器。LDPC-CC符号化器(400)において、ウェイト制御部(470)は、LDPC-CC検査行列(100)に準じたウェイトパターン(475)と、LDPC-CC検査行列(100)を変形した検査行列(300)に準じたウェイトパターン(476)と、を記憶し、入力ビットが情報系列の場合に、ウェイトパターン(475)を用い、入力ビットがターミネーション系列の場合に、検査ビットv2,tと乗算されるウェイト値を0にするウェイトパターン(476)を用いて、複数のシフトレジスタ(410-1~410-M,430-1~430-M)の出力に乗算するウェイトを制御する。
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008800215152A CN101689866B (zh) | 2007-07-12 | 2008-07-11 | 低密度奇偶校验卷积码编码器和低密度奇偶校验卷积码解码器 |
| US12/668,655 US8423876B2 (en) | 2007-07-12 | 2008-07-11 | Low-density parity check convolution code (LDPC-CC) encoder and LDPC-CC decoder |
| EP08776833.9A EP2169836B1 (en) | 2007-07-12 | 2008-07-11 | Low-density parity check convolution code (ldpc-cc) encoder and ldpc-cc decoder |
Applications Claiming Priority (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007183492 | 2007-07-12 | ||
| JP2007-183492 | 2007-07-12 | ||
| JP2007-339913 | 2007-12-28 | ||
| JP2007339913 | 2007-12-28 | ||
| JP2008-178241 | 2008-07-08 | ||
| JP2008178241A JP5354979B2 (ja) | 2007-07-12 | 2008-07-08 | 低密度パリティ検査畳み込み符号(ldpc−cc)符号化器及びldpc−cc復号器 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2009008182A1 true WO2009008182A1 (ja) | 2009-01-15 |
Family
ID=40228373
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2008/001874 Ceased WO2009008182A1 (ja) | 2007-07-12 | 2008-07-11 | 低密度パリティ検査畳み込み符号(ldpc-cc)符号化器及びldpc-cc復号器 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US8423876B2 (ja) |
| EP (1) | EP2169836B1 (ja) |
| JP (1) | JP5354979B2 (ja) |
| CN (1) | CN101689866B (ja) |
| WO (1) | WO2009008182A1 (ja) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2010089835A1 (ja) * | 2009-02-05 | 2010-08-12 | パナソニック株式会社 | 無線通信装置 |
| JP2012044706A (ja) * | 2011-10-26 | 2012-03-01 | Panasonic Corp | 送信装置及び送信方法 |
| JP2014003722A (ja) * | 2013-10-10 | 2014-01-09 | Panasonic Corp | 送信装置及び送信方法 |
| US8819528B2 (en) | 2009-03-02 | 2014-08-26 | Panasonic Corporation | Encoder, decoder, and encoding method |
| JP2014180056A (ja) * | 2014-07-01 | 2014-09-25 | Panasonic Corp | 送信装置及び送信方法 |
| JP2015128309A (ja) * | 2015-02-24 | 2015-07-09 | パナソニック株式会社 | 受信装置及び受信方法 |
| JP2016042738A (ja) * | 2015-11-26 | 2016-03-31 | パナソニック株式会社 | 受信装置及び受信方法 |
| JP2016154350A (ja) * | 2008-07-09 | 2016-08-25 | パナソニック株式会社 | 送信装置および送信方法 |
| JP2016201857A (ja) * | 2016-09-07 | 2016-12-01 | パナソニック株式会社 | 受信装置及び受信方法 |
| JP2018085762A (ja) * | 2018-01-22 | 2018-05-31 | パナソニック株式会社 | 受信装置及び受信方法 |
Families Citing this family (58)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8266507B2 (en) * | 2007-11-16 | 2012-09-11 | Samsung Electronics Co., Ltd. | Data processing apparatus for operating lens correction and method for compressing and restoring lookup table values |
| US8327245B2 (en) | 2007-11-21 | 2012-12-04 | Micron Technology, Inc. | Memory controller supporting rate-compatible punctured codes |
| JP4563476B2 (ja) | 2008-07-09 | 2010-10-13 | パナソニック株式会社 | 符号化器、復号化器及び符号化方法 |
| US8386895B2 (en) | 2010-05-19 | 2013-02-26 | Micron Technology, Inc. | Enhanced multilevel memory |
| CN102130694A (zh) * | 2011-02-28 | 2011-07-20 | 浙江大学 | 一种准循环低密度奇偶校验码并行编码电路 |
| US8713398B2 (en) | 2011-03-22 | 2014-04-29 | Nec Corporation | Error correct coding device, error correct coding method, and error correct coding program |
| WO2012167564A1 (zh) | 2011-11-17 | 2012-12-13 | 华为技术有限公司 | 一种编码方法、译码方法及编码装置、译码装置 |
| CN102687445B (zh) | 2011-12-30 | 2015-01-21 | 华为技术有限公司 | 前向纠错编、解码方法、装置及系统 |
| US8671323B2 (en) * | 2012-02-10 | 2014-03-11 | The Hong Kong Polytechnic University | High throughput decoder architecture for low-density parity-check convolutional codes |
| CN102611462B (zh) * | 2012-03-30 | 2015-03-04 | 复旦大学 | 一种ldpc-cc译码算法及译码器 |
| US9021333B1 (en) | 2012-05-22 | 2015-04-28 | Pmc-Sierra, Inc. | Systems and methods for recovering data from failed portions of a flash drive |
| US9176812B1 (en) | 2012-05-22 | 2015-11-03 | Pmc-Sierra, Inc. | Systems and methods for storing data in page stripes of a flash drive |
| US9021337B1 (en) | 2012-05-22 | 2015-04-28 | Pmc-Sierra, Inc. | Systems and methods for adaptively selecting among different error correction coding schemes in a flash drive |
| US8788910B1 (en) | 2012-05-22 | 2014-07-22 | Pmc-Sierra, Inc. | Systems and methods for low latency, high reliability error correction in a flash drive |
| US8793556B1 (en) | 2012-05-22 | 2014-07-29 | Pmc-Sierra, Inc. | Systems and methods for reclaiming flash blocks of a flash drive |
| US8996957B1 (en) | 2012-05-22 | 2015-03-31 | Pmc-Sierra, Inc. | Systems and methods for initializing regions of a flash drive having diverse error correction coding (ECC) schemes |
| US9047214B1 (en) | 2012-05-22 | 2015-06-02 | Pmc-Sierra, Inc. | System and method for tolerating a failed page in a flash device |
| US8972824B1 (en) | 2012-05-22 | 2015-03-03 | Pmc-Sierra, Inc. | Systems and methods for transparently varying error correction code strength in a flash drive |
| US9183085B1 (en) | 2012-05-22 | 2015-11-10 | Pmc-Sierra, Inc. | Systems and methods for adaptively selecting from among a plurality of error correction coding schemes in a flash drive for robustness and low latency |
| US9021336B1 (en) | 2012-05-22 | 2015-04-28 | Pmc-Sierra, Inc. | Systems and methods for redundantly storing error correction codes in a flash drive with secondary parity information spread out across each page of a group of pages |
| WO2014017062A1 (ja) * | 2012-07-24 | 2014-01-30 | パナソニック株式会社 | 符号化方法、復号方法 |
| US8934568B2 (en) * | 2012-09-14 | 2015-01-13 | Cambridge Silicon Radio Limited | Data encoding method and apparatus |
| US9577673B2 (en) | 2012-11-08 | 2017-02-21 | Micron Technology, Inc. | Error correction methods and apparatuses using first and second decoders |
| US9166663B2 (en) * | 2012-12-14 | 2015-10-20 | Futurewei Technologies, Inc. | System and method for open-loop MIMO communications in a SCMA communications system |
| CN103384975B (zh) | 2013-01-14 | 2016-06-08 | 华为技术有限公司 | 译码方法和装置 |
| US9026867B1 (en) | 2013-03-15 | 2015-05-05 | Pmc-Sierra, Inc. | Systems and methods for adapting to changing characteristics of multi-level cells in solid-state memory |
| US9009565B1 (en) | 2013-03-15 | 2015-04-14 | Pmc-Sierra, Inc. | Systems and methods for mapping for solid-state memory |
| US9208018B1 (en) | 2013-03-15 | 2015-12-08 | Pmc-Sierra, Inc. | Systems and methods for reclaiming memory for solid-state memory |
| US9081701B1 (en) | 2013-03-15 | 2015-07-14 | Pmc-Sierra, Inc. | Systems and methods for decoding data for solid-state memory |
| US9053012B1 (en) | 2013-03-15 | 2015-06-09 | Pmc-Sierra, Inc. | Systems and methods for storing data for solid-state memory |
| KR102104937B1 (ko) | 2013-06-14 | 2020-04-27 | 삼성전자주식회사 | Ldpc 부호의 부호화 장치, 그의 부호화 방법, 복호화 장치 및 그의 복호화 방법 |
| CN103391165B (zh) * | 2013-08-15 | 2016-03-30 | 成都博高信息技术股份有限公司 | 电力载波通信的数据发送方法、接收方法及相应装置 |
| US9432056B2 (en) * | 2013-11-04 | 2016-08-30 | Microsoft Technology Licensing, Llc | Fast decoding based on ZigZag deconvolution for random projection code |
| US9553608B2 (en) * | 2013-12-20 | 2017-01-24 | Sandisk Technologies Llc | Data storage device decoder and method of operation |
| JP6544620B2 (ja) * | 2014-05-16 | 2019-07-17 | パナソニックIpマネジメント株式会社 | 送信装置、受信装置、送信方法および受信方法 |
| JP6484041B2 (ja) * | 2015-01-22 | 2019-03-13 | 日本放送協会 | 連接符号を用いた送信装置、受信装置及びチップ |
| KR102240740B1 (ko) * | 2015-01-27 | 2021-04-16 | 한국전자통신연구원 | 길이가 16200이며, 부호율이 2/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법 |
| KR102287623B1 (ko) * | 2015-02-16 | 2021-08-10 | 한국전자통신연구원 | 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법 |
| KR102287621B1 (ko) * | 2015-02-16 | 2021-08-10 | 한국전자통신연구원 | 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법 |
| KR102287625B1 (ko) * | 2015-02-16 | 2021-08-10 | 한국전자통신연구원 | 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법 |
| WO2016140514A1 (en) * | 2015-03-02 | 2016-09-09 | Samsung Electronics Co., Ltd. | Transmitter and segmentation method thereof |
| US10051294B2 (en) * | 2015-03-31 | 2018-08-14 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Compressed video buffering |
| US10784901B2 (en) | 2015-11-12 | 2020-09-22 | Qualcomm Incorporated | Puncturing for structured low density parity check (LDPC) codes |
| US11043966B2 (en) | 2016-05-11 | 2021-06-22 | Qualcomm Incorporated | Methods and apparatus for efficiently generating multiple lifted low-density parity-check (LDPC) codes |
| US10454499B2 (en) | 2016-05-12 | 2019-10-22 | Qualcomm Incorporated | Enhanced puncturing and low-density parity-check (LDPC) code structure |
| EP3447926B1 (en) | 2016-05-16 | 2021-09-15 | Huawei Technologies Co., Ltd. | Convolutional ldpc decoding method, device, decoder, and system |
| JP6971538B2 (ja) * | 2016-05-18 | 2021-11-24 | ソニーセミコンダクタソリューションズ株式会社 | 通信装置、通信方法、プログラム、および、通信システム |
| JP2017224874A (ja) * | 2016-06-13 | 2017-12-21 | 富士通株式会社 | 符号化装置、伝送装置及び符号化方法 |
| US10469104B2 (en) | 2016-06-14 | 2019-11-05 | Qualcomm Incorporated | Methods and apparatus for compactly describing lifted low-density parity-check (LDPC) codes |
| CN108347298B (zh) * | 2017-01-24 | 2021-01-15 | 华为技术有限公司 | 一种编码的方法和通信装置 |
| US10312939B2 (en) | 2017-06-10 | 2019-06-04 | Qualcomm Incorporated | Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code |
| US12476733B2 (en) | 2017-06-19 | 2025-11-18 | Qualcomm Incorporated | Communication techniques with self-decodable redundancy versions (RVs) using systematic codes |
| CN110266448B (zh) | 2017-06-19 | 2020-11-10 | 华为技术有限公司 | 信息处理的方法、通信装置和存储介质 |
| SG11201911638SA (en) | 2017-07-07 | 2020-02-27 | Qualcomm Inc | Communication techniques applying low-density parity-check code base graph selection |
| KR102475279B1 (ko) * | 2017-12-18 | 2022-12-07 | 삼성전자주식회사 | 컨볼루션 타입의 저밀도 패리티 체크 코드를 이용하여 인코딩 및 디코딩을 수행하는 메모리 컨트롤러, 이를 포함하는 메모리 시스템 및 이의 동작 방법 |
| US10447303B2 (en) * | 2017-12-20 | 2019-10-15 | Qualcomm Incorporated | Low-density parity check (LDPC) incremental parity-check matrix rotation |
| AU2021277394A1 (en) | 2020-05-21 | 2023-01-05 | Infinera Corp | Methods and apparatus for power efficient design of forward error correction for optical communication systems |
| CN114884518B (zh) * | 2022-05-07 | 2025-11-14 | 国网河北省电力有限公司信息通信分公司 | 应用于电力物联网系统的低能耗ldpc编码器及方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007037124A1 (ja) * | 2005-09-28 | 2007-04-05 | Nec Corporation | 変調器、フィルタ、フィルタのゲイン制御方法、および符号変調方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU5685499A (en) | 1998-08-27 | 2000-03-21 | Hughes Electronics Corporation | Method for a general turbo code trellis termination |
| US6848069B1 (en) * | 1999-08-10 | 2005-01-25 | Intel Corporation | Iterative decoding process |
| KR100918741B1 (ko) * | 2004-07-27 | 2009-09-24 | 삼성전자주식회사 | 이동 통신 시스템에서 채널 부호화 장치 및 방법 |
| US7499490B2 (en) * | 2005-06-24 | 2009-03-03 | California Institute Of Technology | Encoders for block-circulant LDPC codes |
| US7493548B2 (en) * | 2006-02-06 | 2009-02-17 | Motorola, Inc | Method and apparatus for encoding and decoding data |
| US7831895B2 (en) * | 2006-07-25 | 2010-11-09 | Communications Coding Corporation | Universal error control coding system for digital communication and data storage systems |
-
2008
- 2008-07-08 JP JP2008178241A patent/JP5354979B2/ja not_active Expired - Fee Related
- 2008-07-11 CN CN2008800215152A patent/CN101689866B/zh not_active Expired - Fee Related
- 2008-07-11 US US12/668,655 patent/US8423876B2/en not_active Expired - Fee Related
- 2008-07-11 EP EP08776833.9A patent/EP2169836B1/en not_active Not-in-force
- 2008-07-11 WO PCT/JP2008/001874 patent/WO2009008182A1/ja not_active Ceased
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007037124A1 (ja) * | 2005-09-28 | 2007-04-05 | Nec Corporation | 変調器、フィルタ、フィルタのゲイン制御方法、および符号変調方法 |
Non-Patent Citations (10)
| Title |
|---|
| A. PUSANE; R. SMARANDACHE; P. VONTOBEL; D. J. COSTELLO JR.: "On deriving good LDPC convolutional codes from QC LDPC block codes", PROC. OF IEEE ISIT, June 2007 (2007-06-01), pages 1221 - 1225 |
| ALBERTO JIMENEZ FELSTOROM; KAMIL SH.ZIGANGIROV: "Time-Varying Periodic Convolutional Codes With Low-Density Parity-Check Matrix", IEEE TRANSACTIONS ON INFORMATION THEORY, vol. 45, no. 6, September 1999 (1999-09-01), pages 2181 - 2191, XP011027437 |
| FELSTROM A.J. ET AL.: "Time-varying periodic convolutional codes with low-density parity-check matrix", INFORMATION THEORY, IEEE TRANSACTIONS, vol. 45, no. 6, September 1999 (1999-09-01), pages 2181 - 2191, XP011027437 * |
| G. RICHTER; M. KAUPPER; K. SH. ZIGANGIROV: "Irregular low-density parity-Check convolutional codes based on protographs", PROCEEDING OF IEEE ISIT, 2006, pages L633 - 1637 |
| HOWARD H.MA; JACK K.WOLF: "Tail Bitin Convolutional Codes", IEEE TRANSACTIONS ON COMMUNICATIONS, vol. COM-34, no. 2, February 1986 (1986-02-01), pages 104 - 11 |
| R. M. TANNER; D. SRIDHARA; A. SRIDHARAN; T. E. FUJA; D. J. COSTELLO JR.: "LDPC block and convolutional codes based on circulant matrices", IEEE TRANS. INFORM. THEORY, vol. 50, no. 12, December 2004 (2004-12-01), pages 2966 - 2984, XP002368048, DOI: doi:10.1109/TIT.2004.838370 |
| S. LIN; D. J. JR., COSTELLO: "Error control coding : Fundamentals and applications", PRENTICE-HALL, pages: 582 - 598 |
| See also references of EP2169836A4 * |
| STEPHEN BATES; DUNCAN G. ELLIOTT; RAMKRISHNA SWAMY: "Termination Sequence Generation Circuits for Low-Density Parity-Check Convolutional Codes", IEEE TRANSACTION ON CIRCUITS AND SYSTEMS-I:REGULAR PAPERS, vol. 53, no. 9, September 2006 (2006-09-01), pages 1909 - 1917, XP055010515, DOI: doi:10.1109/TCSI.2006.880313 |
| ZHENGANG CHEN; STEPHEN BATES; ZIAODAI DONG: "Low-Density Parity-Check Convolutional Codes Applied to Packet Based Communication Systems", PROCEEDING OF IEEE GLOBECOM, 2005, pages 1250 - 1254, XP010880931, DOI: doi:10.1109/GLOCOM.2005.1577852 |
Cited By (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2016154350A (ja) * | 2008-07-09 | 2016-08-25 | パナソニック株式会社 | 送信装置および送信方法 |
| JP2018042278A (ja) * | 2008-07-09 | 2018-03-15 | パナソニック株式会社 | 送信装置および送信方法 |
| JP2017099006A (ja) * | 2008-07-09 | 2017-06-01 | パナソニック株式会社 | 受信装置および受信方法 |
| CN102308507A (zh) * | 2009-02-05 | 2012-01-04 | 松下电器产业株式会社 | 无线通信装置 |
| US8533575B2 (en) | 2009-02-05 | 2013-09-10 | Panasonic Corporation | Wireless communication apparatus |
| CN102308507B (zh) * | 2009-02-05 | 2014-04-09 | 松下电器产业株式会社 | 无线通信装置 |
| WO2010089835A1 (ja) * | 2009-02-05 | 2010-08-12 | パナソニック株式会社 | 無線通信装置 |
| US8819528B2 (en) | 2009-03-02 | 2014-08-26 | Panasonic Corporation | Encoder, decoder, and encoding method |
| US9602142B2 (en) | 2009-03-02 | 2017-03-21 | Panasonic Corporation | Transmission apparatus including encoder, reception apparatus including decoder, and associated methods |
| US9048869B2 (en) | 2009-03-02 | 2015-06-02 | Panasonic Corporation | Transmission apparatus including encoder, reception apparatus including decoder, and associated methods |
| US11206049B2 (en) | 2009-03-02 | 2021-12-21 | Panasonic Corporation | Transmission apparatus including encoder, reception apparatus including decoder, and associated methods |
| US10727875B2 (en) | 2009-03-02 | 2020-07-28 | Panasonic Corporation | Transmission apparatus including encoder, reception apparatus including decoder, and associated methods |
| KR101625255B1 (ko) * | 2009-03-02 | 2016-05-27 | 파나소닉 주식회사 | 부호화기, 복호화기 및 부호화 방법 |
| TWI692212B (zh) | 2009-03-02 | 2020-04-21 | 日商松下電器產業股份有限公司 | 發送裝置、發送方法、訊號生成電路及訊號生成方法 |
| KR101669398B1 (ko) | 2009-03-02 | 2016-10-25 | 파나소닉 주식회사 | 송신 장치, 송신 방법, 수신 장치 및 수신 방법 |
| TWI659621B (zh) | 2009-03-02 | 2019-05-11 | 松下電器產業股份有限公司 | 發送裝置、發送方法、訊號生成電路及訊號生成方法 |
| TWI477085B (zh) * | 2009-03-02 | 2015-03-11 | Panasonic Corp | Encoders, decoders and encoding methods |
| KR101730308B1 (ko) | 2009-03-02 | 2017-04-25 | 파나소닉 주식회사 | 패리티 비트 생성 장치 및 패리티 비트 생성 방법 |
| US10236918B2 (en) | 2009-03-02 | 2019-03-19 | Panasonic Corporation | Transmission apparatus including encoder, reception apparatus including decoder, and associated methods |
| JP2012044706A (ja) * | 2011-10-26 | 2012-03-01 | Panasonic Corp | 送信装置及び送信方法 |
| JP2014003722A (ja) * | 2013-10-10 | 2014-01-09 | Panasonic Corp | 送信装置及び送信方法 |
| JP2014180056A (ja) * | 2014-07-01 | 2014-09-25 | Panasonic Corp | 送信装置及び送信方法 |
| JP2015128309A (ja) * | 2015-02-24 | 2015-07-09 | パナソニック株式会社 | 受信装置及び受信方法 |
| JP2016042738A (ja) * | 2015-11-26 | 2016-03-31 | パナソニック株式会社 | 受信装置及び受信方法 |
| JP2016201857A (ja) * | 2016-09-07 | 2016-12-01 | パナソニック株式会社 | 受信装置及び受信方法 |
| JP2018085762A (ja) * | 2018-01-22 | 2018-05-31 | パナソニック株式会社 | 受信装置及び受信方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP5354979B2 (ja) | 2013-11-27 |
| US20100199153A1 (en) | 2010-08-05 |
| US8423876B2 (en) | 2013-04-16 |
| EP2169836A4 (en) | 2011-09-07 |
| JP2009177775A (ja) | 2009-08-06 |
| CN101689866A (zh) | 2010-03-31 |
| EP2169836B1 (en) | 2013-06-12 |
| CN101689866B (zh) | 2013-07-03 |
| EP2169836A1 (en) | 2010-03-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2009008182A1 (ja) | 低密度パリティ検査畳み込み符号(ldpc-cc)符号化器及びldpc-cc復号器 | |
| WO2009016825A1 (ja) | 符号化装置及び復号化装置 | |
| WO2009041070A1 (ja) | 符号化方法、符号化器、復号器 | |
| WO2008086236A3 (en) | Fec code rate selection based on packet size | |
| WO2008004215A3 (en) | Communication link control using iterative code metrics | |
| EP2086114A3 (en) | Concatenated codes combining Reed-Solomon codes, LDPC codes and parity codes for encoding/decoding devices | |
| WO2008021045A3 (en) | System and method for correcting errors in non-volatile memory using product codes | |
| WO2008124966A8 (en) | Radio communication apparatus and redundancy version transmission control method | |
| WO2010136930A3 (en) | Iterative decoding of ldpc codes with iteration scheduling | |
| EA201070631A1 (ru) | Устройство и способ обработки данных | |
| WO2007142476A3 (en) | Method of encoding/decoding using low density check code matrix | |
| WO2009107990A3 (en) | Method and apparatus for channel encoding and decoding in a communication system using low-density parity-check codes | |
| WO2009102146A3 (en) | Method and apparatus for channel encoding and decoding in a communication system using low-density parity-check codes | |
| WO2009099308A3 (en) | Method for transmitting control information in wireless communication system | |
| WO2009069616A1 (ja) | データ処理装置、及びデータ処理方法、並びに、符号化装置、及び符号化方法 | |
| TW200746653A (en) | Systems and methods for achieving higher coding rate using parity interleaving | |
| TW200711323A (en) | Soft decoding method and apparatus, error correction method and apparatus, and soft output method and apparatus | |
| BR0316313A (pt) | Códigos de verificação de paridade de baixa densidade (ldpc) compatìveis com taxas | |
| WO2009104898A8 (en) | Apparatus and method for encoding and decoding channel in a communication system using low-density parity-check codes | |
| WO2009074978A3 (en) | Systems and methods for error correction and decoding on multi-level physical media | |
| WO2008093717A1 (ja) | 無線通信装置およびパンクチャリング方法 | |
| WO2010058994A3 (en) | Channel-encoding/decoding apparatus and method using low-density parity-check codes | |
| WO2009025092A1 (ja) | 低密度パリティ検査符号検査行列生成方法および低密度パリティ検査符号検査行列生成装置 | |
| WO2013063358A3 (en) | Digital error correction in an analog-to-digital converter | |
| WO2008090885A1 (ja) | 無線通信装置およびテンポラリービット挿入方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WWE | Wipo information: entry into national phase |
Ref document number: 200880021515.2 Country of ref document: CN |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08776833 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2008776833 Country of ref document: EP |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 12668655 Country of ref document: US |