WO2008114201A3 - Method for operating a data processing device, a data processing device and a data processing system - Google Patents
Method for operating a data processing device, a data processing device and a data processing system Download PDFInfo
- Publication number
- WO2008114201A3 WO2008114201A3 PCT/IB2008/050996 IB2008050996W WO2008114201A3 WO 2008114201 A3 WO2008114201 A3 WO 2008114201A3 IB 2008050996 W IB2008050996 W IB 2008050996W WO 2008114201 A3 WO2008114201 A3 WO 2008114201A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data processing
- processing device
- crystal oscillator
- oscillator device
- power consumption
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Power Sources (AREA)
- Oscillators With Electromechanical Resonators (AREA)
Abstract
In order to reduce a power consumption of a data processing device (10) for use in a networked data processing system, the crystal oscillator device (16) and corresponding clock signal generator circuit (14) are switched off, when the data processing device is idle. However, restart of the crystal oscillator device results in a relatively long start-up period, during which relatively much energy is consumed. In accordance with the present invention, during the idle state, the crystal oscillator device is alternatingly switched on and off at a predetermined frequency and with a predetermined duty cycle. Thus, it is possible to substantially shorten the start-up period and substantially reduce the average power consumption in the idle state.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP07104599.1 | 2007-03-21 | ||
| EP07104599 | 2007-03-21 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2008114201A2 WO2008114201A2 (en) | 2008-09-25 |
| WO2008114201A3 true WO2008114201A3 (en) | 2008-11-20 |
Family
ID=39529408
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/IB2008/050996 Ceased WO2008114201A2 (en) | 2007-03-21 | 2008-03-17 | Method for operating a data processing device, a data processing device and a data processing system |
Country Status (1)
| Country | Link |
|---|---|
| WO (1) | WO2008114201A2 (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0758768A2 (en) * | 1995-08-11 | 1997-02-19 | Rockwell International Corporation | An apparatus and method of providing an extremely low-power self-awakening function to a processing unit of a communication system |
| FR2832565A1 (en) * | 2001-11-20 | 2003-05-23 | St Microelectronics Sa | INTEGRATED CIRCUIT COMPRISING AN ACTIVE LOW POWER CONSUMPTION MODE |
| WO2004012067A2 (en) * | 2002-07-29 | 2004-02-05 | Enq Semiconductor Inc. | Power down system and method for integrated circuits |
| US20040221187A1 (en) * | 2003-02-06 | 2004-11-04 | Stmicroelectronics S.A. | Microprocessor comprising operating modes with low current consumption |
| EP1870794A2 (en) * | 2006-06-21 | 2007-12-26 | Denso Corporation | Microcomputer with reset pin and electronic control unit with the same |
-
2008
- 2008-03-17 WO PCT/IB2008/050996 patent/WO2008114201A2/en not_active Ceased
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0758768A2 (en) * | 1995-08-11 | 1997-02-19 | Rockwell International Corporation | An apparatus and method of providing an extremely low-power self-awakening function to a processing unit of a communication system |
| FR2832565A1 (en) * | 2001-11-20 | 2003-05-23 | St Microelectronics Sa | INTEGRATED CIRCUIT COMPRISING AN ACTIVE LOW POWER CONSUMPTION MODE |
| WO2004012067A2 (en) * | 2002-07-29 | 2004-02-05 | Enq Semiconductor Inc. | Power down system and method for integrated circuits |
| US20040221187A1 (en) * | 2003-02-06 | 2004-11-04 | Stmicroelectronics S.A. | Microprocessor comprising operating modes with low current consumption |
| EP1870794A2 (en) * | 2006-06-21 | 2007-12-26 | Denso Corporation | Microcomputer with reset pin and electronic control unit with the same |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2008114201A2 (en) | 2008-09-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| RU2008118473A (en) | SYSTEM AND METHOD FOR POWER SUPPLY ON LOAD | |
| WO2007115319A3 (en) | Apparatus and methods for setting wakeup times in a communication device | |
| US8700942B2 (en) | Information processing apparatus and power supply control circuit | |
| KR20100103727A (en) | Control of Sleep Modes in a Wireless Transceiver | |
| WO2007134033A3 (en) | Systems and methods for low power clock generation | |
| WO2006071821A3 (en) | Method and apparatus for adjusting a duty cycle to save power in a computing system | |
| WO2007089499A3 (en) | Power consumption management | |
| CN102826053B (en) | Apparatus and method for monitoring awaking based on battery connection of vehicle | |
| WO2004012067A3 (en) | Power down system and method for integrated circuits | |
| CN103186164A (en) | Clock generator and clock signal generation method | |
| CN108345376A (en) | Low-power chip awakening method, device and low-power chip | |
| WO2011010146A3 (en) | Real-time clock | |
| JP5465799B2 (en) | Control device | |
| TW200515840A (en) | Direct drive CCFL circuit with controlled start-up mode | |
| WO2008114201A3 (en) | Method for operating a data processing device, a data processing device and a data processing system | |
| TWI264873B (en) | Wake up circuit | |
| KR101197892B1 (en) | Operating method of gps receiver being capable of power consumption | |
| US9356579B2 (en) | Waveform generation | |
| WO2008114202A3 (en) | Method for operating a data processing device, a data processing device and a data processing system | |
| KR100942922B1 (en) | Wake-up sequence controllable power management device and method | |
| JP4310482B2 (en) | RADIO COMMUNICATION DEVICE HAVING REFERENCE COMPENSED POWER DOWN CONTROL AND METHOD OF OPERATING THE SAME | |
| SG135121A1 (en) | Electronic timepiece | |
| WO2007037991A3 (en) | Tri-stating a phase locked loop to conserve power | |
| JP2002202830A (en) | Microcomputer | |
| WO2006019939A3 (en) | Apparatus and method for standby lighting |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08719731 Country of ref document: EP Kind code of ref document: A2 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 08719731 Country of ref document: EP Kind code of ref document: A2 |