[go: up one dir, main page]

WO2008105251A1 - ドライバ回路 - Google Patents

ドライバ回路 Download PDF

Info

Publication number
WO2008105251A1
WO2008105251A1 PCT/JP2008/052635 JP2008052635W WO2008105251A1 WO 2008105251 A1 WO2008105251 A1 WO 2008105251A1 JP 2008052635 W JP2008052635 W JP 2008052635W WO 2008105251 A1 WO2008105251 A1 WO 2008105251A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
inverted
input
output
outputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2008/052635
Other languages
English (en)
French (fr)
Inventor
Naoki Matsumoto
Takashi Sekino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Publication of WO2008105251A1 publication Critical patent/WO2008105251A1/ja
Priority to US12/583,450 priority Critical patent/US8115520B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31924—Voltage or current aspects, e.g. driver, receiver
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/02—Shaping pulses by amplifying
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H10P74/00—
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03343—Arrangements at the transmitter end

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Nonlinear Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Manipulation Of Pulses (AREA)
  • Logic Circuits (AREA)

Abstract

　入力信号に応じた波形の出力信号を出力するドライバ回路１０において、入力信号が入力され、入力信号と同一波形の信号を出力信号として出力するメインドライバ１４と、入力信号が入力され、入力信号と同一波形の非反転信号と、入力信号を反転した波形の反転信号とからなる差動信号を出力するサブドライバ１６と、抵抗２８、３０（３４、３６）及び可変容量コンデンサ３２（３８）により構成され、非反転信号を微分した信号を出力し、反転信号を微分した信号を出力する微分回路と、メインドライバ１４の出力信号と非反転信号を微分した信号とを加算した高域強調信号又はメインドライバ１４の出力信号と反転信号を微分した信号とを加算した低域強調信号を出力信号として出力する加算部２６とを有している。
PCT/JP2008/052635 2007-02-27 2008-02-18 ドライバ回路 Ceased WO2008105251A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/583,450 US8115520B2 (en) 2007-02-27 2009-08-20 Driver circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007047470A JP2008211620A (ja) 2007-02-27 2007-02-27 ドライバ回路
JP2007-047470 2007-02-27

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/583,450 Continuation US8115520B2 (en) 2007-02-27 2009-08-20 Driver circuit

Publications (1)

Publication Number Publication Date
WO2008105251A1 true WO2008105251A1 (ja) 2008-09-04

Family

ID=39721087

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/052635 Ceased WO2008105251A1 (ja) 2007-02-27 2008-02-18 ドライバ回路

Country Status (5)

Country Link
US (1) US8115520B2 (ja)
JP (1) JP2008211620A (ja)
KR (1) KR20090115742A (ja)
TW (1) TW200842387A (ja)
WO (1) WO2008105251A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016136715A (ja) * 2015-01-20 2016-07-28 株式会社東芝 波形整形フィルタ及び放射線検出装置

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5540479B2 (ja) * 2008-08-26 2014-07-02 株式会社リコー ドライバ回路
TWI399022B (zh) * 2010-05-24 2013-06-11 Powerforest Technology Corp 外差雙斜率迴授控制電路及其控制方法與具此控制電路之電源供應系統
US8705601B2 (en) * 2010-08-30 2014-04-22 Tektronix, Inc. Apparatus and method for varying inter symbol interference and bandwidth extension pre-emphasis on a high speed digital signal
JP2012195885A (ja) * 2011-03-17 2012-10-11 Fujitsu Ltd 信号整形回路
CN103036532B (zh) * 2011-10-10 2016-10-12 神讯电脑(昆山)有限公司 低功率元件自动测试电路
US9148130B1 (en) * 2012-05-10 2015-09-29 Cadence Design Systems, Inc. System and method for boosting a selective portion of a drive signal for chip-to-chip transmission
JP6340799B2 (ja) * 2014-01-21 2018-06-13 富士通株式会社 エンファシス信号生成回路
JP5910707B2 (ja) * 2014-11-26 2016-04-27 富士通株式会社 信号整形回路

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10190747A (ja) * 1996-12-25 1998-07-21 Advantest Corp 信号伝送方式及び伝送線路駆動回路
JP2002544489A (ja) * 1999-05-10 2002-12-24 テラダイン・インコーポレーテッド 伝送路損失補償を備えたドライバ
JP2004172660A (ja) * 2002-11-15 2004-06-17 Nec Corp イコライザ回路
JP2006345532A (ja) * 2005-06-09 2006-12-21 Agilent Technol Inc 信号整形回路
WO2007049674A1 (ja) * 2005-10-28 2007-05-03 Advantest Corporation ドライバ回路、試験装置及び調整方法
WO2007116765A1 (ja) * 2006-03-30 2007-10-18 Advantest Corporation 試験装置および試験方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4430626A (en) * 1979-11-28 1984-02-07 Dbx, Inc. Networks for the log domain
US6956908B2 (en) * 2001-08-30 2005-10-18 Micron Technology, Inc. Technique to simultaneously distribute clock signals and data on integrated circuits, interposers, and circuit boards
JP4905448B2 (ja) * 2006-02-20 2012-03-28 富士通株式会社 半導体回路
JP2008219718A (ja) * 2007-03-07 2008-09-18 Advantest Corp ドライバ回路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10190747A (ja) * 1996-12-25 1998-07-21 Advantest Corp 信号伝送方式及び伝送線路駆動回路
JP2002544489A (ja) * 1999-05-10 2002-12-24 テラダイン・インコーポレーテッド 伝送路損失補償を備えたドライバ
JP2004172660A (ja) * 2002-11-15 2004-06-17 Nec Corp イコライザ回路
JP2006345532A (ja) * 2005-06-09 2006-12-21 Agilent Technol Inc 信号整形回路
WO2007049674A1 (ja) * 2005-10-28 2007-05-03 Advantest Corporation ドライバ回路、試験装置及び調整方法
WO2007116765A1 (ja) * 2006-03-30 2007-10-18 Advantest Corporation 試験装置および試験方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016136715A (ja) * 2015-01-20 2016-07-28 株式会社東芝 波形整形フィルタ及び放射線検出装置

Also Published As

Publication number Publication date
KR20090115742A (ko) 2009-11-05
US20100060325A1 (en) 2010-03-11
US8115520B2 (en) 2012-02-14
TW200842387A (en) 2008-11-01
TWI367342B (ja) 2012-07-01
JP2008211620A (ja) 2008-09-11

Similar Documents

Publication Publication Date Title
WO2008105251A1 (ja) ドライバ回路
WO2009042474A3 (en) Reduced voltage differential receiver
WO2008108195A1 (ja) ドライバ回路
WO2008008528A3 (en) Unilateralized amplifier
TW200700731A (en) Wideband active-passive differential signal probe
JP2008219895A5 (ja) エンファシス／デエンファシス方法、および出力ドライバ回路
TW200610113A (en) Transmitter of a semiconductor device
WO2007124422A3 (en) Low power output stage
TW200742260A (en) Phase interpolator
TW201129809A (en) Differential sensing system and method for using the same
ATE525801T1 (de) Schaltkreis mit einem leistungsverstärker und verstärkungsverfahren
WO2008114446A1 (ja) クロック信号選択回路
WO2008097595A3 (en) Signal filtering and filter design techniques
WO2009063373A3 (en) Signal processor comprising an amplifier
GB2515443A (en) A differential clock signal generator
WO2009009652A3 (en) Segmented power amplifier
WO2008103165A3 (en) Fully differential amplifier with continuous-time offset reduction
WO2010138515A3 (en) Dynamic contoured-sound/subwoofer-synthesis audio system
WO2007100507A3 (en) Reducing the peak-to-average power ratio of a signal
GB201300863D0 (en) Solid state audio power amplifier
EP2424106A3 (en) Amplifying circuit
WO2009001308A3 (en) Dac with data independent common mode dynamics
WO2010058892A3 (en) 3-way balun for planar-type double balanced mixer
TW200607239A (en) Signal detecting circuit
TWI266480B (en) Output driver with feedback slew rate control

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08711459

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 1020097017788

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08711459

Country of ref document: EP

Kind code of ref document: A1