[go: up one dir, main page]

WO2008035265A3 - Electronic device, and method of controlling a communication between processing units - Google Patents

Electronic device, and method of controlling a communication between processing units Download PDF

Info

Publication number
WO2008035265A3
WO2008035265A3 PCT/IB2007/053729 IB2007053729W WO2008035265A3 WO 2008035265 A3 WO2008035265 A3 WO 2008035265A3 IB 2007053729 W IB2007053729 W IB 2007053729W WO 2008035265 A3 WO2008035265 A3 WO 2008035265A3
Authority
WO
WIPO (PCT)
Prior art keywords
processing units
communication
electronic device
controlling
network interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2007/053729
Other languages
French (fr)
Other versions
WO2008035265A2 (en
Inventor
Kees G W Goossens
Martijn F A Coenen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of WO2008035265A2 publication Critical patent/WO2008035265A2/en
Publication of WO2008035265A3 publication Critical patent/WO2008035265A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7825Globally asynchronous, locally synchronous, e.g. network on chip
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Packet switching elements characterised by the switching fabric construction
    • H04L49/109Integrated on microchip, e.g. switch-on-chip
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/25Routing or path finding in a switch fabric
    • H04L49/253Routing or path finding in a switch fabric using establishment or release of connections between ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

The present invention relates to an electronic device that comprises first and second processing units (IP1, IP2) for processing data. The electronic device furthermore comprises a network based interconnect (NoC) coupled to the first and second processing units (IP1, IP2) thru a network interface (Nl1, NI2). The network interface (Nl1, NI2) is used for managing the communication of the first and second processing units (IP1, IP2). The first and second processing units (IP1, IP2) communicate via request and response channels (REQ, RESP) to write data to each other. In accordance with the present invention, the request channel (REQ1) of a communication (C1) between the first and second processing units (IP1, IP2) is shared with the response channel (RESP2) of a communication (C2) between the second and first processing units (IP2, IP1), and vice versa.
PCT/IB2007/053729 2006-09-21 2007-09-17 Electronic device, and method of controlling a communication between processing units Ceased WO2008035265A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP06121039.9 2006-09-21
EP06121039 2006-09-21

Publications (2)

Publication Number Publication Date
WO2008035265A2 WO2008035265A2 (en) 2008-03-27
WO2008035265A3 true WO2008035265A3 (en) 2008-05-29

Family

ID=39092186

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2007/053729 Ceased WO2008035265A2 (en) 2006-09-21 2007-09-17 Electronic device, and method of controlling a communication between processing units

Country Status (1)

Country Link
WO (1) WO2008035265A2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005091574A1 (en) * 2004-03-17 2005-09-29 Koninklijke Philips Electronics N.V. Integrated circuit and method of communication service mapping
WO2006018753A1 (en) * 2004-08-12 2006-02-23 Koninklijke Philips Electronics N.V. Integrated circuit and method for packet switching control
WO2006048826A1 (en) * 2004-11-08 2006-05-11 Koninklijke Philips Electronics N.V. Integrated circuit and method for data transfer in a network on chip environment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005091574A1 (en) * 2004-03-17 2005-09-29 Koninklijke Philips Electronics N.V. Integrated circuit and method of communication service mapping
WO2006018753A1 (en) * 2004-08-12 2006-02-23 Koninklijke Philips Electronics N.V. Integrated circuit and method for packet switching control
WO2006048826A1 (en) * 2004-11-08 2006-05-11 Koninklijke Philips Electronics N.V. Integrated circuit and method for data transfer in a network on chip environment

Also Published As

Publication number Publication date
WO2008035265A2 (en) 2008-03-27

Similar Documents

Publication Publication Date Title
WO2008041069A3 (en) 3d chip arrangement including memory manager
EP2705634B1 (en) Methods and apparatus for transporting data through network tunnels
WO2009144308A3 (en) Serial-peripheral interface with reduced number of connection lines
WO2008063360A3 (en) Remote access
WO2010042609A3 (en) Architecture and two-layered protocol for real-time location-aware applications
FR2883117B1 (en) ARCHITECTURE OF COMMUNICATION NODE IN A GLOBALLY ASYNCHRONOUS CHIP NETWORK SYSTEM.
WO2007074420A3 (en) Method and device for rights management
WO2008025017A3 (en) Configurable personal audiovisual device for use in networked application-sharing system
WO2010053756A3 (en) Method and system for improving serial port memory communication latency and reliability
GB2422270B (en) Real time electronic communications system and method
WO2007140467A3 (en) Ethernet module
ATE496456T1 (en) REDUNDANT COMMUNICATIONS NETWORK
TW200643424A (en) Interface and semiconductor testing apparatus using same
CN101437033B (en) Method and network appliance for supporting variable velocity
Carpenter et al. A case for globally shared-medium on-chip interconnect
Kim et al. Design of an interconnect architecture and signaling technology for parallelism in communication
WO2008035265A3 (en) Electronic device, and method of controlling a communication between processing units
FI20040737A0 (en) A method for implementing a communicative communication protocol over wireless networks
WO2006004714A3 (en) Transferring a file between data processing devices using an instant messaging program
WO2017059822A1 (en) Inter-chip communication method, system and computer storage medium
CN211956461U (en) Serial data communication circuit and system
DE60324020D1 (en) JTAG TEST ARRANGEMENT
CN100477586C (en) Communication method and device between processors in network equipment
TW200615778A (en) Method for dynamically adjusting the data transfer order of PCI Express root ports
TW200731280A (en) Multi-port memory device with serial input/output interface

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07826395

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07826395

Country of ref document: EP

Kind code of ref document: A2