[go: up one dir, main page]

WO2007098172A3 - Emulateur de materiel avec primitive d'entrée variable - Google Patents

Emulateur de materiel avec primitive d'entrée variable Download PDF

Info

Publication number
WO2007098172A3
WO2007098172A3 PCT/US2007/004435 US2007004435W WO2007098172A3 WO 2007098172 A3 WO2007098172 A3 WO 2007098172A3 US 2007004435 W US2007004435 W US 2007004435W WO 2007098172 A3 WO2007098172 A3 WO 2007098172A3
Authority
WO
WIPO (PCT)
Prior art keywords
primitive
hardware emulator
variable input
input primitive
input width
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2007/004435
Other languages
English (en)
Other versions
WO2007098172A2 (fr
Inventor
William F Beausoleil
Beshara G Elmufdi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cadence Design Systems Inc
Original Assignee
Cadence Design Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cadence Design Systems Inc filed Critical Cadence Design Systems Inc
Priority to EP07751209A priority Critical patent/EP1987427A4/fr
Priority to JP2008556391A priority patent/JP2009527858A/ja
Publication of WO2007098172A2 publication Critical patent/WO2007098172A2/fr
Publication of WO2007098172A3 publication Critical patent/WO2007098172A3/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

L'invention concerne un émulateur de matériel avec une première primitive servant à évaluer des fonctions ayant une première largeur d'entrée, et une deuxième primitive, laquelle est couplée à la première primitive, servant à évaluer une fonction ayant une deuxième largeur d'entrée, la première largeur d'entrée n'étant pas égale à la deuxième largeur d'entrée. On choisit d'utiliser soit la première primitive soit la deuxième primitive suivant la nature de la fonction devant être évaluée.
PCT/US2007/004435 2006-02-21 2007-02-21 Emulateur de materiel avec primitive d'entrée variable Ceased WO2007098172A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP07751209A EP1987427A4 (fr) 2006-02-21 2007-02-21 Emulateur de materiel avec primitive d'entrée variable
JP2008556391A JP2009527858A (ja) 2006-02-21 2007-02-21 可変入力プリミティブを有するハードウェアエミュレータ

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/358,527 US8090568B2 (en) 2006-02-21 2006-02-21 Hardware emulator having a variable input primitive
US11/358,527 2006-02-21

Publications (2)

Publication Number Publication Date
WO2007098172A2 WO2007098172A2 (fr) 2007-08-30
WO2007098172A3 true WO2007098172A3 (fr) 2007-12-06

Family

ID=38429403

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/004435 Ceased WO2007098172A2 (fr) 2006-02-21 2007-02-21 Emulateur de materiel avec primitive d'entrée variable

Country Status (4)

Country Link
US (1) US8090568B2 (fr)
EP (1) EP1987427A4 (fr)
JP (1) JP2009527858A (fr)
WO (1) WO2007098172A2 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7725304B1 (en) * 2006-05-22 2010-05-25 Cadence Design Systems, Inc. Method and apparatus for coupling data between discrete processor based emulation integrated chips
US8959010B1 (en) 2011-12-08 2015-02-17 Cadence Design Systems, Inc. Emulation system with improved reliability of interconnect and a method for programming such interconnect
US8743735B1 (en) 2012-01-18 2014-06-03 Cadence Design Systems, Inc. Emulation system for verifying a network device
US9372947B1 (en) 2014-09-29 2016-06-21 Cadence Design Systems, Inc. Compacting trace data generated by emulation processors during emulation of a circuit design
US10133836B1 (en) 2016-09-21 2018-11-20 Cadence Design Systems, Inc. Systems and methods for on-the-fly temperature and leakage power estimation in electronic circuit designs
US10572773B2 (en) * 2017-05-05 2020-02-25 Intel Corporation On the fly deep learning in machine learning for autonomous machines

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5551013A (en) * 1994-06-03 1996-08-27 International Business Machines Corporation Multiprocessor for hardware emulation
US6051030A (en) * 1998-03-31 2000-04-18 International Business Machines Corporation Emulation module having planar array organization
US20020184001A1 (en) * 2001-05-29 2002-12-05 Glovic Electronic Co. System for integrating an emulator and a processor
US6618698B1 (en) * 1999-08-12 2003-09-09 Quickturn Design Systems, Inc. Clustered processors in an emulation engine
US20050171756A1 (en) * 2004-01-15 2005-08-04 International Business Machines Corporation Method and apparatus for the automatic correction of faulty wires in a logic simulation hardware emulator / accelerator

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5452231A (en) 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
IL109921A (en) * 1993-06-24 1997-09-30 Quickturn Design Systems Method and apparatus for configuring memory circuits
US5426378A (en) 1994-04-20 1995-06-20 Xilinx, Inc. Programmable logic device which stores more than one configuration and means for switching configurations
JPH10247150A (ja) * 1997-03-05 1998-09-14 Hitachi Ltd データ処理システム
US6590415B2 (en) * 1997-10-09 2003-07-08 Lattice Semiconductor Corporation Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources
JP2001249824A (ja) * 2000-03-02 2001-09-14 Hitachi Ltd 論理エミュレーションプロセッサおよびそのモジュールユニット

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5551013A (en) * 1994-06-03 1996-08-27 International Business Machines Corporation Multiprocessor for hardware emulation
US6051030A (en) * 1998-03-31 2000-04-18 International Business Machines Corporation Emulation module having planar array organization
US6618698B1 (en) * 1999-08-12 2003-09-09 Quickturn Design Systems, Inc. Clustered processors in an emulation engine
US20020184001A1 (en) * 2001-05-29 2002-12-05 Glovic Electronic Co. System for integrating an emulator and a processor
US20050171756A1 (en) * 2004-01-15 2005-08-04 International Business Machines Corporation Method and apparatus for the automatic correction of faulty wires in a logic simulation hardware emulator / accelerator

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1987427A4 *

Also Published As

Publication number Publication date
US8090568B2 (en) 2012-01-03
WO2007098172A2 (fr) 2007-08-30
JP2009527858A (ja) 2009-07-30
US20070198241A1 (en) 2007-08-23
EP1987427A4 (fr) 2010-01-20
EP1987427A2 (fr) 2008-11-05

Similar Documents

Publication Publication Date Title
Wu et al. Solitary solutions, periodic solutions and compacton-like solutions using the Exp-function method
WO2006083630A3 (fr) Diiodomethyl-p-tolylsulfone dans un solvant liquide combine a un agent actif antipelliculaire
WO2006104989A3 (fr) Anticorps a regions fc modifiees et utilisations
WO2007060117A3 (fr) Proteines effectrices chimeres se liant a la keratine
WO2008057148A3 (fr) Haltère court à poignées multiples
WO2010014431A3 (fr) Séparation d’état pour changements d’application
WO2007136893A3 (fr) Anticorps anti fgf19 et leurs méthodes d'utilisation
WO2007098172A3 (fr) Emulateur de materiel avec primitive d'entrée variable
DE602006006158D1 (de) Turbolader mit öffnung in der abdeckung der zweiten stufe des kompressors
WO2007056124A3 (fr) Composés destinés à moduler la fonction de trpv3
WO2006115753A3 (fr) Commutateur pci virtualise
WO2007133290A8 (fr) Anticorps anti-ox40l et méthodes correspondantes
BRPI0718315A2 (pt) Aparelho e dispersão de pó, método de fabricação e utilização do aparelho, e componentes que possam ser usados no aparelho e em outros dispositivos.
MY143343A (en) Pant-like absorbent article and a method for making it
WO2007095259A3 (fr) compositions antimycosiques contenant un rhamnolipide et leurs procedes d'utilisation
WO2008150485A3 (fr) Compositions thérapeutiques et procédés
WO2008024505A3 (fr) Moteur orbital
DE602007008980D1 (de) Ultrabreitband-Differenzeingang und -ausgang, Hochfrequenzaktivsplitter in einer integrierten Schaltung
WO2007148210A3 (fr) Activation d'une fonction d'un dispositif
IL236601A0 (en) Antibodies against cytomegalovirus, preparations containing them and their uses
WO2008033333A3 (fr) Variants de la famille il-1
WO2007127506A3 (fr) Anticorps anti-ephrinb2 et procédés les utilisant
WO2008039678A3 (fr) Clavier de technologie accessible
WO2008043042A3 (fr) Structure de données pour définir un diagramme
WO2006099232A3 (fr) Lingette antimicrobienne pour animaux domestiques et procedes associes

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 2008556391

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2007751209

Country of ref document: EP