WO2003036722A1 - Circuit integre a semi-conducteur, dispositif electronique dans lequel ce circuit integre est incorpore et procede d'economie d'energie - Google Patents
Circuit integre a semi-conducteur, dispositif electronique dans lequel ce circuit integre est incorpore et procede d'economie d'energie Download PDFInfo
- Publication number
- WO2003036722A1 WO2003036722A1 PCT/JP2001/009445 JP0109445W WO03036722A1 WO 2003036722 A1 WO2003036722 A1 WO 2003036722A1 JP 0109445 W JP0109445 W JP 0109445W WO 03036722 A1 WO03036722 A1 WO 03036722A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit device
- semiconductor integrated
- integrated circuit
- power consumption
- packaged
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3253—Power saving in bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Dram (AREA)
- Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003539107A JP3883126B2 (ja) | 2001-10-26 | 2001-10-26 | 半導体集積回路装置、それが組み込まれた電子装置、及び消費電力低減方法 |
| PCT/JP2001/009445 WO2003036722A1 (fr) | 2001-10-26 | 2001-10-26 | Circuit integre a semi-conducteur, dispositif electronique dans lequel ce circuit integre est incorpore et procede d'economie d'energie |
| TW090127181A TW514970B (en) | 2001-10-26 | 2001-11-01 | Semiconductor integrated circuit device, electronic apparatus including the same, and method of reducing power consumption |
| US10/829,938 US7302598B2 (en) | 2001-10-26 | 2004-04-23 | Apparatus to reduce the internal frequency of an integrated circuit by detecting a drop in the voltage and frequency |
| US11/499,721 US7320079B2 (en) | 2001-10-26 | 2006-08-07 | Semiconductor integrated circuit device, an electronic apparatus including the device, and a power consumption reduction method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2001/009445 WO2003036722A1 (fr) | 2001-10-26 | 2001-10-26 | Circuit integre a semi-conducteur, dispositif electronique dans lequel ce circuit integre est incorpore et procede d'economie d'energie |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10/829,938 Continuation US7302598B2 (en) | 2001-10-26 | 2004-04-23 | Apparatus to reduce the internal frequency of an integrated circuit by detecting a drop in the voltage and frequency |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2003036722A1 true WO2003036722A1 (fr) | 2003-05-01 |
Family
ID=11737876
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2001/009445 Ceased WO2003036722A1 (fr) | 2001-10-26 | 2001-10-26 | Circuit integre a semi-conducteur, dispositif electronique dans lequel ce circuit integre est incorpore et procede d'economie d'energie |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US7302598B2 (ja) |
| JP (1) | JP3883126B2 (ja) |
| TW (1) | TW514970B (ja) |
| WO (1) | WO2003036722A1 (ja) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005202948A (ja) * | 2003-12-24 | 2005-07-28 | Texas Instruments Inc | 移動装置のメモリ電流漏れを減少する方法と装置 |
| JP2008097372A (ja) * | 2006-10-12 | 2008-04-24 | Matsushita Electric Ind Co Ltd | システム制御装置 |
| JP2015053106A (ja) * | 2010-02-23 | 2015-03-19 | ラムバス・インコーポレーテッド | Dramの電力および性能を動的にスケーリングするための方法および回路 |
| JP2016513331A (ja) * | 2013-03-14 | 2016-05-12 | シリコン ストーリッジ テクノロージー インコーポレイテッドSilicon Storage Technology, Inc. | メモリデバイスの電力管理 |
Families Citing this family (85)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7206959B1 (en) * | 2003-01-24 | 2007-04-17 | National Semiconductor Corporation | Closed-loop, supply-adjusted ROM memory circuit |
| US7069461B1 (en) * | 2003-01-24 | 2006-06-27 | National Semiconductor Corporation | Closed-loop, supply-adjusted RAM memory circuit |
| US7196958B2 (en) * | 2004-08-31 | 2007-03-27 | Micron Technology, Inc. | Power efficient memory and cards |
| KR100622892B1 (ko) * | 2004-12-09 | 2006-09-19 | 엘지전자 주식회사 | 저 전력소비형 이동통신 단말기 |
| US7522941B2 (en) * | 2005-05-23 | 2009-04-21 | Broadcom Corporation | Method and apparatus for reducing standby power consumption of a handheld communication system |
| JP4761833B2 (ja) * | 2005-05-24 | 2011-08-31 | 株式会社東芝 | 半導体装置及びシステム |
| US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
| US20080082763A1 (en) | 2006-10-02 | 2008-04-03 | Metaram, Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
| US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
| US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
| US7386656B2 (en) | 2006-07-31 | 2008-06-10 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
| US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
| US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
| US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
| DE112006001810T5 (de) | 2005-06-24 | 2008-08-21 | Metaram Inc., San Jose | Integrierte Speicherkern - und Speicherschnittstellenschaltung |
| US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
| US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
| US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
| US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
| US7609567B2 (en) | 2005-06-24 | 2009-10-27 | Metaram, Inc. | System and method for simulating an aspect of a memory circuit |
| US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
| US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
| US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
| US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
| US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
| US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
| US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
| US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
| US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
| US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
| US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
| US20080028136A1 (en) | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and apparatus for refresh management of memory modules |
| DE102005037635B4 (de) * | 2005-08-09 | 2007-07-12 | Infineon Technologies Ag | Hardwaresteuerung für den Wechsel des Betriebsmodus eines Speichers |
| WO2007028109A2 (en) | 2005-09-02 | 2007-03-08 | Metaram, Inc. | Methods and apparatus of stacking drams |
| US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
| US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
| US7877657B1 (en) * | 2007-03-29 | 2011-01-25 | Integrated Device Technology, Inc. | Look-ahead built-in self tests |
| US8028211B1 (en) | 2007-03-29 | 2011-09-27 | Integrated Device Technology, Inc. | Look-ahead built-in self tests with temperature elevation of functional elements |
| US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
| US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
| US8732488B1 (en) | 2008-04-17 | 2014-05-20 | Marvell International Ltd. | Millions of instruction per second (MIPS) based idle profiler in a power management framework |
| US20100138684A1 (en) * | 2008-12-02 | 2010-06-03 | International Business Machines Corporation | Memory system with dynamic supply voltage scaling |
| US8150526B2 (en) | 2009-02-09 | 2012-04-03 | Nano-Retina, Inc. | Retinal prosthesis |
| US8442641B2 (en) | 2010-08-06 | 2013-05-14 | Nano-Retina, Inc. | Retinal prosthesis techniques |
| US8428740B2 (en) | 2010-08-06 | 2013-04-23 | Nano-Retina, Inc. | Retinal prosthesis techniques |
| US8706243B2 (en) | 2009-02-09 | 2014-04-22 | Rainbow Medical Ltd. | Retinal prosthesis techniques |
| US8718784B2 (en) | 2010-01-14 | 2014-05-06 | Nano-Retina, Inc. | Penetrating electrodes for retinal stimulation |
| EP2441007A1 (en) | 2009-06-09 | 2012-04-18 | Google, Inc. | Programming of dimm termination resistance values |
| DK2295098T3 (da) * | 2009-09-10 | 2012-02-20 | Hoffmann La Roche | Medicinsk infusionspumpe og fremgangsmåde til bestemmelse af årsagen til en energiafbrydelse i pumpen |
| US8775854B2 (en) * | 2009-11-13 | 2014-07-08 | Marvell World Trade Ltd. | Clock turn-on strategy for power management |
| US8370665B2 (en) * | 2010-01-11 | 2013-02-05 | Qualcomm Incorporated | System and method of sampling data within a central processing unit |
| US8571669B2 (en) | 2011-02-24 | 2013-10-29 | Nano-Retina, Inc. | Retinal prosthesis with efficient processing circuits |
| CN103917938B (zh) * | 2011-11-09 | 2016-10-19 | 丰田自动车株式会社 | 电子控制装置及微型计算机的控制方法 |
| US9240229B1 (en) * | 2012-03-15 | 2016-01-19 | Gsi Technology, Inc. | Systems and methods involving control-I/O buffer enable circuits and/or features of saving power in standby mode |
| US10121533B2 (en) | 2012-11-21 | 2018-11-06 | Nano-Retina, Inc. | Techniques for data retention in memory cells during power interruption |
| US9720477B2 (en) | 2012-11-21 | 2017-08-01 | Nano-Retina, Inc. | Weak power supply operation and control |
| US9370417B2 (en) | 2013-03-14 | 2016-06-21 | Nano-Retina, Inc. | Foveated retinal prosthesis |
| EP2819343B1 (en) * | 2013-06-25 | 2016-12-07 | Airbus Operations GmbH | Inherent power-over-data bus signaling for secure operating mode switching |
| JP6179276B2 (ja) * | 2013-08-28 | 2017-08-16 | 富士通株式会社 | 情報処理装置及び電源監視回路 |
| US9474902B2 (en) | 2013-12-31 | 2016-10-25 | Nano Retina Ltd. | Wearable apparatus for delivery of power to a retinal prosthesis |
| US9331791B2 (en) | 2014-01-21 | 2016-05-03 | Nano Retina Ltd. | Transfer of power and data |
| JP6050804B2 (ja) | 2014-11-28 | 2016-12-21 | 力晶科技股▲ふん▼有限公司 | 内部電源電圧補助回路、半導体記憶装置及び半導体装置 |
| KR102325453B1 (ko) * | 2014-12-04 | 2021-11-11 | 삼성전자주식회사 | 반도체 장치의 동작 방법 |
| US10248186B2 (en) | 2016-06-10 | 2019-04-02 | Microsoft Technology Licensing, Llc | Processor device voltage characterization |
| US10338670B2 (en) | 2016-06-10 | 2019-07-02 | Microsoft Technology Licensing, Llc | Input voltage reduction for processing devices |
| US10209726B2 (en) | 2016-06-10 | 2019-02-19 | Microsoft Technology Licensing, Llc | Secure input voltage adjustment in processing devices |
| US10310572B2 (en) | 2016-06-10 | 2019-06-04 | Microsoft Technology Licensing, Llc | Voltage based thermal control of processing device |
| US10521229B2 (en) | 2016-12-06 | 2019-12-31 | Gsi Technology, Inc. | Computational memory cell and processing array device using memory cells |
| US10847212B1 (en) | 2016-12-06 | 2020-11-24 | Gsi Technology, Inc. | Read and write data processing circuits and methods associated with computational memory cells using two read multiplexers |
| US10847213B1 (en) | 2016-12-06 | 2020-11-24 | Gsi Technology, Inc. | Write data processing circuits and methods associated with computational memory cells |
| US10860320B1 (en) | 2016-12-06 | 2020-12-08 | Gsi Technology, Inc. | Orthogonal data transposition system and method during data transfers to/from a processing array |
| US10854284B1 (en) | 2016-12-06 | 2020-12-01 | Gsi Technology, Inc. | Computational memory cell and processing array device with ratioless write port |
| US11227653B1 (en) | 2016-12-06 | 2022-01-18 | Gsi Technology, Inc. | Storage array circuits and methods for computational memory cells |
| US10770133B1 (en) | 2016-12-06 | 2020-09-08 | Gsi Technology, Inc. | Read and write data processing circuits and methods associated with computational memory cells that provides write inhibits and read bit line pre-charge inhibits |
| US10777262B1 (en) | 2016-12-06 | 2020-09-15 | Gsi Technology, Inc. | Read data processing circuits and methods associated memory cells |
| US10943648B1 (en) | 2016-12-06 | 2021-03-09 | Gsi Technology, Inc. | Ultra low VDD memory cell with ratioless write port |
| US10998040B2 (en) | 2016-12-06 | 2021-05-04 | Gsi Technology, Inc. | Computational memory cell and processing array device using the memory cells for XOR and XNOR computations |
| US10891076B1 (en) | 2016-12-06 | 2021-01-12 | Gsi Technology, Inc. | Results processing circuits and methods associated with computational memory cells |
| US10545563B2 (en) | 2017-04-14 | 2020-01-28 | Semiconductor Components Industries, Llc | Methods and apparatus for power management of a memory cell |
| US10248558B2 (en) | 2017-08-29 | 2019-04-02 | Qualcomm Incorporated | Memory leakage power savings |
| CN107608499B (zh) * | 2017-10-10 | 2024-04-12 | 深圳市航顺芯片技术研发有限公司 | 一种降低芯片功耗的方法及其系统 |
| US10930341B1 (en) | 2019-06-18 | 2021-02-23 | Gsi Technology, Inc. | Processing array device that performs one cycle full adder operation and bit line read/write logic features |
| US10958272B2 (en) | 2019-06-18 | 2021-03-23 | Gsi Technology, Inc. | Computational memory cell and processing array device using complementary exclusive or memory cells |
| US10877731B1 (en) | 2019-06-18 | 2020-12-29 | Gsi Technology, Inc. | Processing array device that performs one cycle full adder operation and bit line read/write logic features |
| CN114153303B (zh) * | 2021-10-31 | 2024-06-14 | 山东云海国创云计算装备产业创新中心有限公司 | 一种功耗控制系统和功耗控制方法、装置、介质 |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58171842A (ja) * | 1982-03-31 | 1983-10-08 | Matsushita Electronics Corp | 集積回路装置 |
| JPS6365714A (ja) * | 1986-09-05 | 1988-03-24 | Nec Corp | 半導体集積回路 |
| JPS63104443A (ja) * | 1986-10-22 | 1988-05-09 | Hitachi Ltd | 大規模集積回路 |
| JPS63229692A (ja) * | 1987-03-19 | 1988-09-26 | Matsushita Electric Ind Co Ltd | 半導体集積回路 |
| JPH0239559A (ja) * | 1988-07-29 | 1990-02-08 | Nec Corp | 集積回路 |
| JP2001185689A (ja) * | 2000-10-27 | 2001-07-06 | Hitachi Ltd | 半導体集積回路及び半導体装置の制御方法 |
| US6301184B1 (en) * | 1999-01-11 | 2001-10-09 | Hitachi, Ltd. | Semiconductor integrated circuit device having an improved operation control for a dynamic memory |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5086238A (en) * | 1985-07-22 | 1992-02-04 | Hitachi, Ltd. | Semiconductor supply incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
| JPH03283562A (ja) * | 1990-03-30 | 1991-12-13 | Sony Corp | 半導体集積回路装置 |
| JP2768851B2 (ja) | 1991-07-31 | 1998-06-25 | 三菱電機株式会社 | 半導体装置 |
| JP3362873B2 (ja) * | 1992-08-21 | 2003-01-07 | 株式会社東芝 | 半導体装置 |
| JPH08153388A (ja) * | 1994-11-28 | 1996-06-11 | Mitsubishi Electric Corp | 半導体記憶装置 |
| EP0855718A1 (en) * | 1997-01-28 | 1998-07-29 | Hewlett-Packard Company | Memory low power mode control |
| JPH1139868A (ja) * | 1997-07-18 | 1999-02-12 | Matsushita Electric Ind Co Ltd | 半導体集積回路システム、半導体集積回路、及び半導体集積回路システムの駆動方法 |
| GB2335126B (en) * | 1998-03-06 | 2002-05-29 | Advanced Risc Mach Ltd | Image data processing apparatus and a method |
| US6141762A (en) * | 1998-08-03 | 2000-10-31 | Nicol; Christopher J. | Power reduction in a multiprocessor digital signal processor based on processor load |
| KR100335496B1 (ko) * | 1999-11-26 | 2002-05-08 | 윤종용 | 낮은 외부전원전압에서도 안정적으로 동작하는내부전압발생회로 |
| US7100061B2 (en) * | 2000-01-18 | 2006-08-29 | Transmeta Corporation | Adaptive power control |
| US6938176B1 (en) * | 2001-10-05 | 2005-08-30 | Nvidia Corporation | Method and apparatus for power management of graphics processors and subsystems that allow the subsystems to respond to accesses when subsystems are idle |
-
2001
- 2001-10-26 WO PCT/JP2001/009445 patent/WO2003036722A1/ja not_active Ceased
- 2001-10-26 JP JP2003539107A patent/JP3883126B2/ja not_active Expired - Fee Related
- 2001-11-01 TW TW090127181A patent/TW514970B/zh not_active IP Right Cessation
-
2004
- 2004-04-23 US US10/829,938 patent/US7302598B2/en not_active Expired - Fee Related
-
2006
- 2006-08-07 US US11/499,721 patent/US7320079B2/en not_active Expired - Fee Related
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58171842A (ja) * | 1982-03-31 | 1983-10-08 | Matsushita Electronics Corp | 集積回路装置 |
| JPS6365714A (ja) * | 1986-09-05 | 1988-03-24 | Nec Corp | 半導体集積回路 |
| JPS63104443A (ja) * | 1986-10-22 | 1988-05-09 | Hitachi Ltd | 大規模集積回路 |
| JPS63229692A (ja) * | 1987-03-19 | 1988-09-26 | Matsushita Electric Ind Co Ltd | 半導体集積回路 |
| JPH0239559A (ja) * | 1988-07-29 | 1990-02-08 | Nec Corp | 集積回路 |
| US6301184B1 (en) * | 1999-01-11 | 2001-10-09 | Hitachi, Ltd. | Semiconductor integrated circuit device having an improved operation control for a dynamic memory |
| JP2001185689A (ja) * | 2000-10-27 | 2001-07-06 | Hitachi Ltd | 半導体集積回路及び半導体装置の制御方法 |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005202948A (ja) * | 2003-12-24 | 2005-07-28 | Texas Instruments Inc | 移動装置のメモリ電流漏れを減少する方法と装置 |
| JP2008097372A (ja) * | 2006-10-12 | 2008-04-24 | Matsushita Electric Ind Co Ltd | システム制御装置 |
| JP2015053106A (ja) * | 2010-02-23 | 2015-03-19 | ラムバス・インコーポレーテッド | Dramの電力および性能を動的にスケーリングするための方法および回路 |
| JP2016513331A (ja) * | 2013-03-14 | 2016-05-12 | シリコン ストーリッジ テクノロージー インコーポレイテッドSilicon Storage Technology, Inc. | メモリデバイスの電力管理 |
| US9910473B2 (en) | 2013-03-14 | 2018-03-06 | Silicon Storage Technology, Inc. | Power management for a memory device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPWO2003036722A1 (ja) | 2005-02-17 |
| US7320079B2 (en) | 2008-01-15 |
| JP3883126B2 (ja) | 2007-02-21 |
| US20060271807A1 (en) | 2006-11-30 |
| US7302598B2 (en) | 2007-11-27 |
| US20040199803A1 (en) | 2004-10-07 |
| TW514970B (en) | 2002-12-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2003036722A1 (fr) | Circuit integre a semi-conducteur, dispositif electronique dans lequel ce circuit integre est incorpore et procede d'economie d'energie | |
| GB2367722B (en) | Method,system and program for conditionally controlling electronic devices | |
| WO2004061633A3 (en) | A method and apparatus for reducing power consumption through dynamic control of supply voltage and body bias | |
| WO2002071585A3 (de) | Schaltung und verfahren zur vorgabe eines startsignals für einen controller | |
| WO2002017052A3 (en) | Apparatus having adjustable operational modes and method therefore | |
| AU2003241556A1 (en) | Circuit for providing a predetermined potential at an output terminal of a powered-down logic circuit | |
| GB2382462B (en) | A circuit including a semiconductor component and an operating method for the semiconductor component | |
| TW200509391A (en) | A device having multiple silicide types and a method for its fabrication | |
| WO2005048301A3 (en) | Methods and apparatus for optimizing a substrate in a plasma processing system | |
| TW200520345A (en) | Switching power source device and electronic device with a display device | |
| AU2003261893A1 (en) | Voltage generation circuit, voltage generation device and semiconductor device using this, and driving method therefor | |
| WO2002027931A3 (en) | Method and apparatus for asynchronously controlling state information within a circuit | |
| TW200712858A (en) | Portable electronic device and method of auto switching power mode | |
| TW200711276A (en) | Reference clock signal generation circuit, power supply circuit, driver circuit, and electro-optical device | |
| AU2003207892A1 (en) | An interconnect-aware methodology for integrated circuit design | |
| EP1624558A4 (en) | INTEGRATED SEMICONDUCTOR ELEMENT | |
| TW200633393A (en) | Semiconductor device and electronic apparatus using the same | |
| AU2003228892A1 (en) | Device for reducing the effects of leakage current within electronic devices | |
| TWI264624B (en) | Surface-mounted antenna apparatus | |
| TW200515708A (en) | Power supply circuit for delay locked loop and its method | |
| TW200501557A (en) | Low supply voltage and self-biased high speed receiver | |
| GB2396441B (en) | Circuit and method for supplying an electrical a.c. load | |
| TW200610268A (en) | Level shifter and method thereof | |
| AU2003253414A1 (en) | An oscillator and an integrated circuit | |
| AU2003211879A1 (en) | Electronic circuit device and porduction method therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR US |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
| DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 2003539107 Country of ref document: JP |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 10829938 Country of ref document: US |
|
| 122 | Ep: pct application non-entry in european phase |