[go: up one dir, main page]

WO2003021794A2 - Offset cancellation system for a communication system receiver - Google Patents

Offset cancellation system for a communication system receiver Download PDF

Info

Publication number
WO2003021794A2
WO2003021794A2 PCT/US2002/027679 US0227679W WO03021794A2 WO 2003021794 A2 WO2003021794 A2 WO 2003021794A2 US 0227679 W US0227679 W US 0227679W WO 03021794 A2 WO03021794 A2 WO 03021794A2
Authority
WO
WIPO (PCT)
Prior art keywords
signal
filter
low pass
input
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2002/027679
Other languages
French (fr)
Inventor
Christophe C. Beghein
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Analog Devices Inc
Original Assignee
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Analog Devices Inc filed Critical Analog Devices Inc
Publication of WO2003021794A2 publication Critical patent/WO2003021794A2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/16Circuits
    • H04B1/30Circuits for homodyne or synchrodyne receivers

Definitions

  • the present invention relates to receivers for communication systems, and particularly
  • radio frequency receivers that include a signal filter for isolating a communication
  • Conventional communication systems typically include a transmitter, a communication
  • receivers also include a filter for removing
  • the received filtered communication signal of interest is relatively weak, and most such
  • receivers therefore, further include an amplifier for amplifying the received filtered
  • a conventional communication signal receiver includes a high-gain channel selection
  • circuit offset may merge with the signals or saturate the circuit
  • the signal will be required to travel through the high-pass filter in addition to the other
  • the signal may be further degraded or distorted, e.g., the signal-to-noise ratio and
  • Another approach involves employing a low pass filter in a feedback path that provides
  • such a receiver 10 includes a combiner 12 that combines an input signal with a feedback signal
  • low pass filter 14 is fed back to the combiner 12 after passing through a second low pass filter
  • the feedback path not be included on the chip itself, and instead be located off-chip, leading to
  • a receiver circuit for use in a communication system.
  • the receiver circuit is disclosed for use in a communication system.
  • the channel selection filter is provided to an output device.
  • the feedback path includes a feedback
  • the filter and a mixer.
  • the input of the feedback filter is coupled to the output of the channel
  • the selection filter and the output of the feedback filter is coupled to a first input of the mixer.
  • second input of the mixer is coupled to a multi-frequency signal generator, and the output of the
  • mixer is coupled to the forward path of the receiver circuit.
  • Figure 1 shows an illustrative diagrammatic view of a portion of a prior art receiver circuit
  • Figure 2 shows an illustrative diagrammatic view of a receiver circuit in accordance with- an embodiment of the invention
  • Figure 3 shows an illustrative diagrammatic view of a multi-tone signal generator and mixer in accordance with an embodiment of the invention
  • Figure 4 shows an illustrative diagrammatic view, zoomed on the high-pass corner, of the transfer function of a circuit of Figure 2 with the frequency along the horizontal axis and gain along the vertical axis; and
  • Figure 5 shows an illustrative graphical view of the output of the A/D converter of the
  • a system of the invention employs discrete-time circuits such as
  • switched-capacitor circuits sampling at 10 MHz.
  • the feedback path samples at a lower
  • receiver circuit 20 in accordance with an
  • embodiment of the invention includes a combiner 24, a first low pass filter 26, a second low pass
  • Such a multi-tone signal is formed of three tones at 0 Hz, 2.5 MHz and 5.0 MHz in a sample data system that samples at 10 MHz.
  • Such a multi-tone signal is easy to create: it can be a clock with a non-50%
  • the circuit may include an anti-aliasing low
  • pass filter 22 that is coupled to the received signal and to the input of the combiner 24.
  • a received signal is combined with a multi-tone offset correction signal 35 at
  • the output signal of the combiner 24 is filtered by the first low pass filter 26
  • the output of the filter 26 is also fed back via a
  • the output 29 of the filter 28 is mixed with the multi-tone signal by the mixer 30, and the output of the mixer 30 is provided to the combiner 24.
  • the multi-tone signal may be produced by a clock generator that is able to provide a non-50% duty cycle.
  • circuit provides that sub-sampling may be used on the low pass filter 28.
  • the forward path is a channel selection filter so it also acts as an anti-
  • the filter 28 may be a switched capacitor very-large-time-constant integrator with
  • a set of switches maybe used to up-convert a
  • embodiment of the invention includes a pair of frequency dividers 50 and 52, an AND gate 54,
  • the multi-tone signal 33 controls the switch 56
  • the sub-sampling is set to 4, and a clock
  • the transfer function (in the frequency domain) provides a high

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Superheterodyne Receivers (AREA)

Abstract

A receiver circuit is disclosed for use in a communication system. The receiver circuit includes a forward path with a channel selection filter and a feedback path. The output of the channel selection filter is provided to an output device. The feedback path includes a feedback filter and a mixer. The input of the feedback filter is coupled to the output of the channel selection filter and the output of the feedback filter is coupled to a first input of the mixer. The second input of the mixer is coupled to a multi-frequency signal generator, and the output of the mixer is coupled to the forward path of the receiver circuit.

Description

OFFSET CANCELLATION SYSTEM FOR A
COMMUNICATION SYSTEM RECEIVER
This application claims priority to U.S. Provisional Patent Application Ser. No.
60/315,620 filed August 29, 2001.
BACKGROUND OF THE INVENTION
The present invention relates to receivers for communication systems, and particularly
relates to radio frequency receivers that include a signal filter for isolating a communication
signal.
Conventional communication systems typically include a transmitter, a communication
channel and a receiver. Many communication channels generally operate more efficiently when
a relatively high frequency communication signal is being transmitted. Receivers in such
communication systems, therefore, typically down-convert the received signal to a relatively
lower frequency for signal processing. Most such receivers also include a filter for removing
system noise and/or signals other than a particular communication signal of interest. In many
systems, the received filtered communication signal of interest is relatively weak, and most such
receivers, therefore, further include an amplifier for amplifying the received filtered
communication signal of interest.
A conventional communication signal receiver includes a high-gain channel selection
filter that provides selective filtering as well as high gain amplification. A difficulty with such
receivers, however, is that the circuit offset may merge with the signals or saturate the circuit
after significant amplification. Although one approach to correcting for this is to provide AC
coupling of the filter output, for example by connecting an offset-free high-pass filter in cascade with a conventional filter, there are disadvantages to such an approach. First, the offset will
remain inside the filter itself, leading to loss of dynamic range or even saturation. Second, since
the signal will be required to travel through the high-pass filter in addition to the other
components, the signal may be further degraded or distorted, e.g., the signal-to-noise ratio and
distortion may be compromised.
Another approach involves employing a low pass filter in a feedback path that provides
inverted offset to the input of the channel selection filter. For example, as shown in Figure 1,
such a receiver 10 includes a combiner 12 that combines an input signal with a feedback signal
and produces a combined signal that is input to a first low pass filter 14. The output of the first
low pass filter 14 is fed back to the combiner 12 after passing through a second low pass filter
(e.g., an integrator) 16, and may also be provided to an analog to digital converter 18 for
processing. The use of a first low pass filter 14 in the forward path and a second low pass filter
16 in the feedback path provides the equivalent of a bandpass filter. In order to achieve the low
frequency high-pass corner on a very high gain channel selection filter, however, the size of
components in the feedback path is large. In some cases, this requires that some components of
the feedback path not be included on the chip itself, and instead be located off-chip, leading to
reduced attractiveness of the chip. Moreover adding an offset correction loop may also
contribute to additional noise in the receiver signal.
There is a need, therefore, for a receiver circuit that may achieve the above objectives
without significant disadvantages, such as large component sizes and noise addition. SUMMARY OF THE INVENTION
A receiver circuit is disclosed for use in a communication system. The receiver circuit
includes a forward path with a channel selection filter and a feedback path. The output of the
channel selection filter is provided to an output device. The feedback path includes a feedback
filter and a mixer. The input of the feedback filter is coupled to the output of the channel
selection filter and the output of the feedback filter is coupled to a first input of the mixer. The
second input of the mixer is coupled to a multi-frequency signal generator, and the output of the
mixer is coupled to the forward path of the receiver circuit.
BRIEF DESCRIPTION OF THE DRAWINGS
The following description may be further understood with reference to the accompanying drawing in which:
Figure 1 shows an illustrative diagrammatic view of a portion of a prior art receiver circuit;
Figure 2 shows an illustrative diagrammatic view of a receiver circuit in accordance with- an embodiment of the invention;
Figure 3 shows an illustrative diagrammatic view of a multi-tone signal generator and mixer in accordance with an embodiment of the invention;
Figure 4 shows an illustrative diagrammatic view, zoomed on the high-pass corner, of the transfer function of a circuit of Figure 2 with the frequency along the horizontal axis and gain along the vertical axis; and Figure 5 shows an illustrative graphical view of the output of the A/D converter of the
circuit of Figure 2 with the frequency along the horizontal axis and output gain along the vertical
axis.
The drawings are shown for illustrative purposes only.
DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENT
In an embodiment, a system of the invention employs discrete-time circuits such as
switched-capacitor circuits sampling at 10 MHz. The feedback path samples at a lower
frequency to reduce it's gain. As shown in Figure 2, receiver circuit 20 in accordance with an
embodiment of the invention includes a combiner 24, a first low pass filter 26, a second low pass
filter 28, and a mixer 30 that is coupled to multi-tone signal generator 32 wherein a multi-tone
signal is formed of three tones at 0 Hz, 2.5 MHz and 5.0 MHz in a sample data system that samples at 10 MHz. Such a multi-tone signal is easy to create: it can be a clock with a non-50%
duty cycle. The output of this signal generator is provided to the mixer 30 as represented
mathematically in Figure 2. In further embodiments, the circuit may include an anti-aliasing low
pass filter 22 that is coupled to the received signal and to the input of the combiner 24.
During use, a received signal is combined with a multi-tone offset correction signal 35 at
the combiner 24. The output signal of the combiner 24 is filtered by the first low pass filter 26
(such as a 10 MHz switched capacitor filter), and output of the filter 26 is provided to an analog
to digital converter 34 for signal processing. The output of the filter 26 is also fed back via a
second low pass filter 28. The output 29 of the filter 28 is mixed with the multi-tone signal by the mixer 30, and the output of the mixer 30 is provided to the combiner 24. The multi-tone signal may be produced by a clock generator that is able to provide a non-50% duty cycle.
In addition, the circuit provides that sub-sampling may be used on the low pass filter 28.
Although sub-sampling may result in a loss of signal information (aliasing) in some conventional
systems, in this case, the forward path is a channel selection filter so it also acts as an anti-
aliasing filter for the sub-sampling. The solution is provided, therefore, by having the feedback
path sub-sampling down to a frequency that is still in the stop-band of the forward filter 26. In an
embodiment, the filter 28 may be a switched capacitor very-large-time-constant integrator with
offset compensation.
The use of mixing at the output provides that the low frequency offset correction signal
may be spread over a wider band, discarding a portion of the offset correction signal into the
stop-band of the channel selection filter. A set of switches maybe used to up-convert a
significant part of the offset correction signal to frequencies in the stop-band of the main filter. This requires no extra hardware and the action of attenuation of the offset correction signal also
applies to the noise from the offset correction loop. The system may be employed with both
continuous-time and switched capacitor channel selection filters. This solution, therefore,
provides two benefits: it attenuates the gain of the feedback path and simultaneously reduces its noise.
As shown in Figure 3, a multi-tone signal generator and mixer in accordance with an
embodiment of the invention, includes a pair of frequency dividers 50 and 52, an AND gate 54,
and a switch 56 that is controlled by the output of the AND gate 54. The multi tone input signals
to the AND gate 54 are produced by passing a 10 MHz signal through the first frequency divider 50 to produce a 5.0 MHz signal. The output of the divider 50 is passed through the second frequency divider 52 to produce a 2.5 MHz signal. The 10. MHz, 5.0 MHz and 2.5 MHz signals are combined by the AND gate 54 to produce the multi-tone signal 33. This multi-tone signal
has a 25 % duty cycle and a period of 400 msec. The multi-tone signal 33 controls the switch 56
such that the signal 29 from the filter 28 is coupled to the input of combiner 24 for 100 msec for
every 400 msec period (25 % duty cycle), thus providing the multi-tone offset correction signal
35.
In another example of a system of the invention, the sub-sampling is set to 4, and a clock
(which has a 25% duty cycle) provides 0 Hz, 2.5 MHz and 5.0 MHz tone signals in a sample data
system that samples at 10 MHz. The transfer function (in the frequency domain) provides a high
pass corner at the very low frequency of about 1 kHz. as shown at 100 in Figure 4. As shown in
Figure 5, the transfer function at the output of the analog to digital converter provides that the
properties of the forward filter (7th order Chebichev with gain of 30dB and cutoff of 600 kHz.)
may be held unaffected, as shown at 102 and 104 in Figure 5 despite the introduction of the
mixer 30 with the feedback path. Note that the spurious tone introduced by the multi-tone signal
do not appear because they fall in the attenuation portion of the forward filter as shown at 104 in Figure 5.
Those skilled in the art will appreciate that numerous modifications and variations may
be made to the above disclosed embodiments without departing from the spirit and scope of the invention.
What is claimed is:

Claims

CLAIMS 1. A receiver circuit for use in a communication system, said receiver circuit
comprising: a forward path including a forward filter, the output of the forward filter being
provided to an output device; and
a feedback path including a feedback filter and a mixer, the input of the feedback
filter being coupled to the output of the forward filter and the output of the feedback filter
being coupled to a first input of the mixer, the second input of the mixer being coupled to
a multi-tone signal, and the output of the mixer being coupled to the forward path.
2. The receiver circuit as claimed in claim 1, wherein said multi-tone signal includes a 0 Hz spectral component.
3. The receiver circuit as claimed in claim 1, wherein said multi-tone signal provides multiple tones that are equally spaced from one another.
4. The receiver circuit as claimed in claim 1, wherein said forward filter is a low pass filter.
5. The receiver circuit as claimed in claim 1, wherein said feedback filter is a low pass filter.
6. A receiver system for use in a communication system, said receiver system
comprising:
input means for receiving an input signal; first low pass filter means for providing channel selection filtering of said input signal
and providing an output signal;
second low pass filter means for filtering the output signal and providing an offset output
signal; and
mixer means for mixing said offset output signal with a multi-tone signal and providing
an offset correction signal to said input means.
7. A receiver system as claimed in claim 6, wherein said first low pass filter means
includes a switched capacitor filter.
8. A receiver system as claimed in claim 6, wherein said second low pass filter means includes a switched capacitor filter.
9. A receiver system as claimed in claim 8, wherein said switched capacitor filter sub-samples the output signal.
10. The receiver circuit as claimed in claim 6, wherein said multi-tone signal includes a 0 Hz spectral component.
11. The receiver circuit as claimed in claim 6, wherein said multi-tone signal provides
multiple tones that are equally spaced from one another.
12. A receiver circuit for receiving radio frequency communication signals, said
receiver circuit comprising:
an input filter that receives an input signal;
a combiner that combines the input signal and a feedback signal, and produces a
combined input signal;
a channel selection filter that receives the combined input signal and produces an output
signal;
a low pass filter that receives the output signal and produces a low pass filtered output
signal; and
a mixer that receives a multi-tone signal and the low pass filtered output signal and
produces the feedback signal that is provided to the first combiner.
13. The receiver circuit as claimed in claim 12, wherein said multi-tone signal includes a 0 Hz spectral component.
14. The receiver circuit as claimed in claim 12, wherein said multi-tone signal provides multiple tones that are equally spaced from one another.
15. A receiver system for use in a communication system, said receiver system comprising: input means for receiving an input signal;
first low pass filter 'means for providing channel selection filtering of said input signal
and providing an output signal;
second low pass filter means for filtering the output signal and providing an offset output
signal; and
means for receiving said offset output signal and for providing a pulsed offset signal to
said input means.
16. A receiver system as claimed in claim 15, wherein said first low pass filter means
includes a switched capacitor filter.
17. A receiver system as claimed in claim 15, wherein said second low pass filter means includes a switched capacitor filter.
18. A receiver system as claimed in claim 17, wherein said switched capacitor filter sub-samples the output signal.
PCT/US2002/027679 2001-08-29 2002-08-29 Offset cancellation system for a communication system receiver Ceased WO2003021794A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US31562001P 2001-08-29 2001-08-29
US60/315,620 2001-08-29

Publications (1)

Publication Number Publication Date
WO2003021794A2 true WO2003021794A2 (en) 2003-03-13

Family

ID=23225280

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/027679 Ceased WO2003021794A2 (en) 2001-08-29 2002-08-29 Offset cancellation system for a communication system receiver

Country Status (1)

Country Link
WO (1) WO2003021794A2 (en)

Similar Documents

Publication Publication Date Title
EP0766409A2 (en) Multiband downconverter for digital receivers
EP0704982B1 (en) A radio receiver for processing a multi-carrier signal with a large dynamic range
US6675004B1 (en) Method and apparatus for receive channel noise suppression
US7477886B1 (en) Cascading-synchronous mixer and method of operation
KR101536689B1 (en) Interference signal removing apparatus and RF receiver using thereof
CN102067460B (en) Rejection of interferers
US20080152049A1 (en) Digital audio broadcast receiver
JP3177388B2 (en) Wireless front-end device
US7403756B1 (en) Highly-integrated MEMS-based miniaturized transceiver
KR100464431B1 (en) Apparatus for receiving RF signal free of the 1/f noise in radio communication system and method thereof
KR100905147B1 (en) Mixer Circuit with Image Frequency Rejection for RF Receivers with Zero or Low Intermediate Frequency
US6925295B1 (en) Offset cancellation system for a communication system receiver
US20060009186A1 (en) Receiver front-end filtering using low pass filtering and equalization
US20040152424A1 (en) Method of receiving and transmitting the signal of high frequency
WO2003021794A2 (en) Offset cancellation system for a communication system receiver
EP0534278A1 (en) High frequency converter
WO2008018706A1 (en) Broadcasting receiving apparatus and broadcasting receiving method thereof
KR100438533B1 (en) Image frequency rejection circuit
JP2003318760A (en) Receiver using undersampling method
EP0421708A2 (en) Frequency converting device
US20050276351A1 (en) Receiving arrangement of a cordless communication system
WO2000019623A1 (en) Using a single side band mixer to reject image signals in a wireless station
KR0130641B1 (en) Receiving circuit of mobile telecommunication device
KR930005226Y1 (en) Multiplexed intermediate frequency amplification system
CN117375645A (en) Dual-band receiving system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG UZ VC VN YU ZA ZM

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase in:

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP