[go: up one dir, main page]

WO2003010549A1 - Horloge et appareil de test semi-conducteur - Google Patents

Horloge et appareil de test semi-conducteur Download PDF

Info

Publication number
WO2003010549A1
WO2003010549A1 PCT/JP2002/007606 JP0207606W WO03010549A1 WO 2003010549 A1 WO2003010549 A1 WO 2003010549A1 JP 0207606 W JP0207606 W JP 0207606W WO 03010549 A1 WO03010549 A1 WO 03010549A1
Authority
WO
WIPO (PCT)
Prior art keywords
bit
timing generator
delay
test apparatus
path data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2002/007606
Other languages
English (en)
French (fr)
Inventor
Kazuhiro Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Priority to US10/484,980 priority Critical patent/US7034518B2/en
Priority to JP2003515866A priority patent/JP4133814B2/ja
Publication of WO2003010549A1 publication Critical patent/WO2003010549A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00058—Variable delay controlled by a digital setting
    • H03K2005/00071—Variable delay controlled by a digital setting by adding capacitance as a load
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00078—Fixed delay
    • H03K2005/00084—Fixed delay by trimming or adjusting the delay

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Pulse Circuits (AREA)
PCT/JP2002/007606 2001-07-27 2002-07-26 Horloge et appareil de test semi-conducteur Ceased WO2003010549A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/484,980 US7034518B2 (en) 2001-07-27 2002-07-26 Timing generator and semiconductor test apparatus
JP2003515866A JP4133814B2 (ja) 2001-07-27 2002-07-26 タイミング発生器及び半導体試験装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001-227745 2001-07-27
JP2001227745 2001-07-27

Publications (1)

Publication Number Publication Date
WO2003010549A1 true WO2003010549A1 (fr) 2003-02-06

Family

ID=19060358

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/007606 Ceased WO2003010549A1 (fr) 2001-07-27 2002-07-26 Horloge et appareil de test semi-conducteur

Country Status (3)

Country Link
US (1) US7034518B2 (ja)
JP (1) JP4133814B2 (ja)
WO (1) WO2003010549A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005159963A (ja) * 2003-11-28 2005-06-16 Advantest Corp 高周波遅延回路、及び試験装置
CN100514946C (zh) * 2003-08-04 2009-07-15 爱德万测试株式会社 测试方法、通信元件及测试系统

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4558649B2 (ja) * 2003-12-18 2010-10-06 株式会社アドバンテスト 遅延回路、及び試験装置
JP4669258B2 (ja) * 2004-10-13 2011-04-13 株式会社アドバンテスト タイミング発生器、及び試験装置
US7720670B2 (en) * 2005-05-16 2010-05-18 Texas Instruments Incorporated Saving resources by deducing the total prediction events
JP4704184B2 (ja) * 2005-10-27 2011-06-15 株式会社アドバンテスト 試験装置及び試験方法
JP4849996B2 (ja) * 2006-08-23 2012-01-11 株式会社アドバンテスト 遅延回路、試験装置、プログラム、半導体チップ、イニシャライズ方法、および、イニシャライズ回路
DE102018104401B3 (de) 2018-02-27 2019-05-23 Schaeffler Technologies AG & Co. KG Hydraulischer Nockenwellenversteller und Verfahren zu dessen Verriegelung

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6193711A (ja) * 1984-10-12 1986-05-12 Nec Ic Microcomput Syst Ltd 遅延回路
JPH0545418A (ja) * 1991-08-09 1993-02-23 Advantest Corp タイミング校正装置
JPH05240919A (ja) * 1992-02-28 1993-09-21 Advantest Corp タイミング制御装置
JPH06196958A (ja) * 1992-08-28 1994-07-15 Sony Tektronix Corp プログラマブル可変長遅延回路
JP2000131401A (ja) * 1998-10-26 2000-05-12 Ando Electric Co Ltd タイミング発生回路
JP2000332583A (ja) * 1999-05-17 2000-11-30 Advantest Corp 遅延信号生成装置および半導体試験装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6005408A (en) * 1997-07-31 1999-12-21 Credence Systems Corporation System for compensating for temperature induced delay variation in an integrated circuit
JP4118463B2 (ja) * 1999-07-23 2008-07-16 株式会社アドバンテスト タイミング保持機能を搭載したｉｃ試験装置
US6377065B1 (en) * 2000-04-13 2002-04-23 Advantest Corp. Glitch detection for semiconductor test system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6193711A (ja) * 1984-10-12 1986-05-12 Nec Ic Microcomput Syst Ltd 遅延回路
JPH0545418A (ja) * 1991-08-09 1993-02-23 Advantest Corp タイミング校正装置
JPH05240919A (ja) * 1992-02-28 1993-09-21 Advantest Corp タイミング制御装置
JPH06196958A (ja) * 1992-08-28 1994-07-15 Sony Tektronix Corp プログラマブル可変長遅延回路
JP2000131401A (ja) * 1998-10-26 2000-05-12 Ando Electric Co Ltd タイミング発生回路
JP2000332583A (ja) * 1999-05-17 2000-11-30 Advantest Corp 遅延信号生成装置および半導体試験装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100514946C (zh) * 2003-08-04 2009-07-15 爱德万测试株式会社 测试方法、通信元件及测试系统
JP2005159963A (ja) * 2003-11-28 2005-06-16 Advantest Corp 高周波遅延回路、及び試験装置

Also Published As

Publication number Publication date
US7034518B2 (en) 2006-04-25
JPWO2003010549A1 (ja) 2004-11-18
US20050001648A1 (en) 2005-01-06
JP4133814B2 (ja) 2008-08-13

Similar Documents

Publication Publication Date Title
WO2003010549A1 (fr) Horloge et appareil de test semi-conducteur
WO2004044757A3 (en) Method and apparatus for data acquisition
US6720811B2 (en) Semiconductor device with delay correction function
WO2005039054A3 (en) Dual phase pulse modulation encoder circuit
WO2002080184A3 (en) On-chip circuits for high speed memory testing with a slow memory tester
US8427457B2 (en) Display driver and built-in-phase-calibration circuit thereof
EP0297581A3 (en) Pseudo-noise sequence generator
US7132971B2 (en) Analog-to-digital interfacing device and method of analog-to-digital interfacing
US5329484A (en) Semiconductor memory circuit, semiconductor memory module using the same, and acoustic signal reproducing system
US5636229A (en) Method for generating test patterns to detect an electric shortcircuit, a method for testing electric circuitry while using test patterns so generated, and a tester device for testing electric circuitry with such test patterns
WO2003001673A3 (en) Determining phase relationships using digital phase values
KR100709438B1 (ko) 내부 클럭 발생 장치
US7206907B2 (en) Reduction of noise and temperature variation in mixed-signal integrated circuits
KR100374651B1 (ko) 씨디엠에이 시스템에서의 타임 트랙커 장치
KR970024666A (ko) 피씨엠 데이타 지연회로
KR100651051B1 (ko) 반도체 장치의 테스트 장비
KR20060000359A (ko) 반도체 메모리 장치 및 이 장치의 테스트 방법
KR100518609B1 (ko) 하나의 아날로그-디지털 변환기를 사용하는 멀티 포트인터페이스 장치 및 멀티 펑션 인터페이싱 방법
KR101003139B1 (ko) 반도체 집적회로의 데이터 출력 장치
KR920006845B1 (ko) 인터리빙 회로
CA1334870C (en) Speech synthesizer using shift register sequence generator
SU1084978A1 (ru) Многоканальный программируемый генератор импульсов
SU987812A1 (ru) Дешифратор врем -импульсных кодов
US8138455B2 (en) Programmable delay introducing circuit in self timed memory
SU1193789A1 (ru) Программируема лини задержки

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP US

Kind code of ref document: A1

Designated state(s): JP

WWE Wipo information: entry into national phase

Ref document number: 2003515866

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 10484980

Country of ref document: US