WO2002029893A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- WO2002029893A1 WO2002029893A1 PCT/JP2000/006859 JP0006859W WO0229893A1 WO 2002029893 A1 WO2002029893 A1 WO 2002029893A1 JP 0006859 W JP0006859 W JP 0006859W WO 0229893 A1 WO0229893 A1 WO 0229893A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- power source
- operating power
- circuit
- threshold voltage
- logic threshold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
Abstract
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2000/006859 WO2002029893A1 (en) | 2000-10-03 | 2000-10-03 | Semiconductor device |
| JP2002533375A JPWO2002029893A1 (en) | 2000-10-03 | 2000-10-03 | Semiconductor device |
| AU2000274531A AU2000274531A1 (en) | 2000-10-03 | 2000-10-03 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2000/006859 WO2002029893A1 (en) | 2000-10-03 | 2000-10-03 | Semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2002029893A1 true WO2002029893A1 (en) | 2002-04-11 |
Family
ID=11736554
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2000/006859 Ceased WO2002029893A1 (en) | 2000-10-03 | 2000-10-03 | Semiconductor device |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JPWO2002029893A1 (en) |
| AU (1) | AU2000274531A1 (en) |
| WO (1) | WO2002029893A1 (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005269516A (en) * | 2004-03-22 | 2005-09-29 | Denso Corp | Integrated circuit device |
| JP2007180085A (en) * | 2005-12-27 | 2007-07-12 | Seiko Epson Corp | Integrated circuit device |
| JP2007184678A (en) * | 2006-01-04 | 2007-07-19 | Fujitsu Ltd | Semiconductor integrated circuit device |
| JP2008004848A (en) * | 2006-06-23 | 2008-01-10 | Ricoh Co Ltd | Method for trimming semiconductor device |
| US7498750B2 (en) | 2004-06-21 | 2009-03-03 | Koninklijke Philips Electronics N.V. | Gas discharge lamp driving circuit and method with resonating sweep voltage |
| JP2009510617A (en) * | 2005-09-28 | 2009-03-12 | インテル コーポレイション | Power supply and power management for multi-core processors |
| US7612604B2 (en) | 2002-05-07 | 2009-11-03 | Hitachi, Ltd. | Semiconductor integrated circuit device |
| WO2012122221A3 (en) * | 2011-03-10 | 2013-07-04 | Microchip Technology Incorporated | Using low voltage regulator to supply power to a source-biased power domain |
| JP2013527941A (en) * | 2009-12-14 | 2013-07-04 | ザ・ボーイング・カンパニー | System and method for controlling devices operating within different voltage ranges |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05299624A (en) * | 1992-04-23 | 1993-11-12 | Mitsubishi Electric Corp | Semiconductor integrated circuit device |
| US5289425A (en) * | 1991-04-18 | 1994-02-22 | Hitachi, Ltd. | Semiconductor integrated circuit device |
| US5583457A (en) * | 1992-04-14 | 1996-12-10 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
| EP0843247A2 (en) * | 1996-11-19 | 1998-05-20 | Nec Corporation | Regulator built-in semiconductor integrated circuit |
| JPH10209380A (en) * | 1997-01-23 | 1998-08-07 | Kawasaki Steel Corp | Semiconductor integrated circuit |
| JPH10228339A (en) * | 1997-02-13 | 1998-08-25 | Canon Inc | Power management device |
| US5847432A (en) * | 1995-01-11 | 1998-12-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and production method therefor |
| WO1999034445A1 (en) * | 1997-12-26 | 1999-07-08 | Hitachi, Ltd. | Semiconductor integrated circuit |
| JPH11250661A (en) * | 1998-12-25 | 1999-09-17 | Hitachi Ltd | Semiconductor device |
| US6060905A (en) * | 1996-02-07 | 2000-05-09 | International Business Machines Corporation | Variable voltage, variable impedance CMOS off-chip driver and receiver interface and circuits |
| JP2000164805A (en) * | 1998-11-25 | 2000-06-16 | Fujitsu Ltd | Internal voltage generation circuit |
-
2000
- 2000-10-03 WO PCT/JP2000/006859 patent/WO2002029893A1/en not_active Ceased
- 2000-10-03 JP JP2002533375A patent/JPWO2002029893A1/en not_active Withdrawn
- 2000-10-03 AU AU2000274531A patent/AU2000274531A1/en not_active Abandoned
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5289425A (en) * | 1991-04-18 | 1994-02-22 | Hitachi, Ltd. | Semiconductor integrated circuit device |
| US5583457A (en) * | 1992-04-14 | 1996-12-10 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
| JPH05299624A (en) * | 1992-04-23 | 1993-11-12 | Mitsubishi Electric Corp | Semiconductor integrated circuit device |
| US5847432A (en) * | 1995-01-11 | 1998-12-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and production method therefor |
| US6060905A (en) * | 1996-02-07 | 2000-05-09 | International Business Machines Corporation | Variable voltage, variable impedance CMOS off-chip driver and receiver interface and circuits |
| EP0843247A2 (en) * | 1996-11-19 | 1998-05-20 | Nec Corporation | Regulator built-in semiconductor integrated circuit |
| JPH10209380A (en) * | 1997-01-23 | 1998-08-07 | Kawasaki Steel Corp | Semiconductor integrated circuit |
| JPH10228339A (en) * | 1997-02-13 | 1998-08-25 | Canon Inc | Power management device |
| WO1999034445A1 (en) * | 1997-12-26 | 1999-07-08 | Hitachi, Ltd. | Semiconductor integrated circuit |
| JP2000164805A (en) * | 1998-11-25 | 2000-06-16 | Fujitsu Ltd | Internal voltage generation circuit |
| JPH11250661A (en) * | 1998-12-25 | 1999-09-17 | Hitachi Ltd | Semiconductor device |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7612604B2 (en) | 2002-05-07 | 2009-11-03 | Hitachi, Ltd. | Semiconductor integrated circuit device |
| JP2005269516A (en) * | 2004-03-22 | 2005-09-29 | Denso Corp | Integrated circuit device |
| US7498750B2 (en) | 2004-06-21 | 2009-03-03 | Koninklijke Philips Electronics N.V. | Gas discharge lamp driving circuit and method with resonating sweep voltage |
| JP2009510617A (en) * | 2005-09-28 | 2009-03-12 | インテル コーポレイション | Power supply and power management for multi-core processors |
| JP2007180085A (en) * | 2005-12-27 | 2007-07-12 | Seiko Epson Corp | Integrated circuit device |
| JP2007184678A (en) * | 2006-01-04 | 2007-07-19 | Fujitsu Ltd | Semiconductor integrated circuit device |
| JP2008004848A (en) * | 2006-06-23 | 2008-01-10 | Ricoh Co Ltd | Method for trimming semiconductor device |
| JP2013527941A (en) * | 2009-12-14 | 2013-07-04 | ザ・ボーイング・カンパニー | System and method for controlling devices operating within different voltage ranges |
| WO2012122221A3 (en) * | 2011-03-10 | 2013-07-04 | Microchip Technology Incorporated | Using low voltage regulator to supply power to a source-biased power domain |
| US8970190B2 (en) | 2011-03-10 | 2015-03-03 | Microchip Technology Incorporated | Using low voltage regulator to supply power to a source-biased power domain |
Also Published As
| Publication number | Publication date |
|---|---|
| AU2000274531A1 (en) | 2002-04-15 |
| JPWO2002029893A1 (en) | 2004-02-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5959472A (en) | Driver circuit device | |
| TW324122B (en) | Noise isolated I/O buffer | |
| WO2003030360A3 (en) | High voltage cmos output driver in low voltage process | |
| EP1318601A3 (en) | Voltage mode differential driver and method | |
| IL110252A0 (en) | Mos device | |
| MY118314A (en) | Semiconductor integrated circuit | |
| US7019559B2 (en) | Level shift circuit | |
| KR100453084B1 (en) | Semiconductor integrated circuit device | |
| WO2002029893A1 (en) | Semiconductor device | |
| TW344131B (en) | A 1.5V bootstrapped all-N-logic true-single-phase CMOS dynamic logic circuit suitable for low supply voltage and high speed pipelined | |
| WO2002095531A3 (en) | Circuit having a controllable slew rate | |
| EP0661809A1 (en) | A buffer stage for use with a current controlled oscillator | |
| TW333698B (en) | The method for output circuit to select switch transistor & semiconductor memory | |
| TW200502908A (en) | Shift register and display device having the same | |
| DE50313554D1 (en) | CIRCUIT ARRANGEMENT FOR BREAKING HIGH VOLTAGES M IT A SWITCH SIGNAL | |
| EP1437815A1 (en) | Power supply voltage selection circuit | |
| DE59907654D1 (en) | OUTPUT DRIVER CIRCUIT | |
| KR950016000A (en) | Semiconductor device with CMOS and bipolar circuits | |
| JP2000353947A (en) | Level converter | |
| TW200513036A (en) | Delay stage insensitive to operating voltage and delay circuit including the same | |
| WO2002029972A3 (en) | Buffers with reduced voltage input/output signals | |
| KR0153067B1 (en) | Single power differential circuit | |
| EP0991169A3 (en) | Wave shaping circuit | |
| WO2003088488A3 (en) | Circuit arrangement and method for generating a dual-rail output signal | |
| US6963231B2 (en) | Insulating device for a system on chip (SOC) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
| DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 2002533375 Country of ref document: JP |
|
| REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
| 122 | Ep: pct application non-entry in european phase |