[go: up one dir, main page]

WO2002021542A1 - Dispositif micro-electronique programmable et ses procedes de realisation et de programmation - Google Patents

Dispositif micro-electronique programmable et ses procedes de realisation et de programmation Download PDF

Info

Publication number
WO2002021542A1
WO2002021542A1 PCT/US2001/028266 US0128266W WO0221542A1 WO 2002021542 A1 WO2002021542 A1 WO 2002021542A1 US 0128266 W US0128266 W US 0128266W WO 0221542 A1 WO0221542 A1 WO 0221542A1
Authority
WO
WIPO (PCT)
Prior art keywords
electrode
ion conductor
microelectronic
forming
programmable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2001/028266
Other languages
English (en)
Inventor
Michael N. Kozicki
Maria Mitkova
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Axon Technologies Corp Taiwan
Axon Technologies Corp
Original Assignee
Axon Technologies Corp Taiwan
Axon Technologies Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Axon Technologies Corp Taiwan, Axon Technologies Corp filed Critical Axon Technologies Corp Taiwan
Priority to AU2001288971A priority Critical patent/AU2001288971A1/en
Publication of WO2002021542A1 publication Critical patent/WO2002021542A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0009—RRAM elements whose operation depends upon chemical change
    • G11C13/0011—RRAM elements whose operation depends upon chemical change comprising conductive bridging RAM [CBRAM] or programming metallization cells [PMCs]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/021—Formation of switching materials, e.g. deposition of layers
    • H10N70/023—Formation of switching materials, e.g. deposition of layers by chemical vapor deposition, e.g. MOCVD, ALD
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/021—Formation of switching materials, e.g. deposition of layers
    • H10N70/026—Formation of switching materials, e.g. deposition of layers by physical vapor deposition, e.g. sputtering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/041—Modification of switching materials after formation, e.g. doping
    • H10N70/046—Modification of switching materials after formation, e.g. doping by diffusion, e.g. photo-dissolution
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/061—Shaping switching materials
    • H10N70/063—Shaping switching materials by etching of pre-deposited switching material layers, e.g. lithography
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/061—Shaping switching materials
    • H10N70/066—Shaping switching materials by filling of openings, e.g. damascene method
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20—Multistable switching devices, e.g. memristors
    • H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
    • H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/821—Device geometry
    • H10N70/823—Device geometry adapted for essentially horizontal current flow, e.g. bridge type devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/821—Device geometry
    • H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/841—Electrodes
    • H10N70/8416—Electrodes adapted for supplying ionic species
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/881—Switching materials
    • H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8822—Sulfides, e.g. CuS
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/881—Switching materials
    • H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8825—Selenides, e.g. GeSe
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/10—Resistive cells; Technology aspects
    • G11C2213/15—Current-voltage curve
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/50—Resistive cell structure aspects
    • G11C2213/51—Structure including a barrier layer preventing or limiting migration, diffusion of ions or charges or formation of electrolytes near an electrode
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/50—Resistive cell structure aspects
    • G11C2213/55—Structure including two electrodes, a memory active layer and at least two other layers which can be a passive or source or reservoir layer or a less doped memory active layer
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/72—Array wherein the access device being a diode
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/79—Array wherein the access device being a transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors

Definitions

  • the present invention generally relates to microelectronic devices. More particularly, the invention relates to programmable microelectronic structures suitable for use in integrated circuits.
  • Memory devices are often used in electronic systems and computers to store information in the form of binary data. These memory devices may be characterized into various types, each type having associated with it various advantages and disadvantages.
  • RAM random access memory
  • DRAM Dynamic RAM
  • SRAM Static RAM
  • PROM programmable read-only memory
  • WORM write-once read-many
  • PROM devices include erasable PROM (“EPROM”) and electrically erasable PROM (EEPROM) devices, which are alterable after an initial programming.
  • EPROM devices generally require an erase step involving exposure to ultra violet hght prior to programming the device. Thus, such devices are generally not well suited for use in portable electronic devices.
  • EEPROM devices are generally easier to program, but suffer from other deficiencies. In particular, EEPROM devices are relatively complex, are relatively difficult to manufacture, and are relatively large. Furthermore, a circuit including EEPROM devices must withstand the high voltages necessary to program the device.
  • EEPROM cost per bit of memory capacity is extremely high compared with other means of data storage.
  • Another disadvantage of EEPROM devices is that, although they can retain data without having the power source connected, they require relatively large amounts of power to program. This power drain can be considerable in a compact portable system powered by a battery.
  • the present invention provides improved microelectronic devices for use in integrated circuits. More particularly, the invention provides relatively non-volatile, programmable devices suitable for memory and other integrated circuits.
  • the present invention provides a programmable device that is relatively easy and inexpensive to manufacture, and which is relatively easy to program.
  • a programmable structure includes an ion conductor and at least two electrodes.
  • the structure is configured such that when a bias is applied across two electrodes, one or more electrical properties of the structure change.
  • a resistance across the structure changes when a bias is applied across the electrodes.
  • a capacitance or other electrical property of the structure changes upon application of a bias across the electrodes. One or more of these electrical changes may suitably be detected.
  • stored information may be retrieved from a circuit including the structure.
  • a programmable structure in accordance with another exemplary embodiment ofthe invention, includes an ion conductor, at least two electrodes, and a barrier interposed between at least a portion of one of the electrodes and the ion conductor.
  • the barrier material includes a material configured to reduce diffusion of ions between the ion conductor and at least one electrode. The diffusion barrier may also serve to prevent undesired electrodeposit growth within a portion of the structure.
  • the barrier material includes an insulating material. Inclusion of an insulating material increases the voltage required to reduce the resistance of the device.
  • the barrier includes material that conducts ions, but which is relatively resistant to the conduction of electrons. Use of such material may reduce undesired plating at an electrode and increase the thermal stability ofthe device.
  • a programmable microelectronic structure is formed on a surface of a substrate by forming a first electrode on the substrate, depositing a layer of ion conductor material over the first electrode, and depositing conductive material onto the ion conductor material.
  • a solid solution including the ion conductor and excess conductive material is formed by dissolving (e.g., via thermal and/or photodissolution) a portion ofthe conductive material in the ion conductor.
  • a portion of the conductive material is dissolved, such that a portion of the conductive material remains on a surface of the ion conductor to form an electrode on a surface of the ion conductor material.
  • at least a portion of a programmable structure is formed within a through-hole or via in an insulating material.
  • a first electrode feature is formed on a surface of a substrate, insulating material is deposited onto a surface ofthe electrode feature, a via is formed within the insulating material, and a portion ofthe programmable structure is formed within the via.
  • a portion ofthe structure within the via is formed by depositing an ion conductive material onto the conductive material, depositing a second electrode material onto the ion conductive material, and, if desired, removing any excess electrode, ion conductor, and/or insulating material.
  • only the ion conductor is formed within the via.
  • a first electrode is formed below the insulating material an in contact with the ion conductor and the second electrode is formed above the insulating material and in contact with the ion conductor.
  • the configuration ofthe via may be changed to alter (e.g., reduce) a contact area between one or more of the electrodes and the ion conductor.
  • the via may extend through the lower electrode to reduce the interface area between the electrode and the ion conductor.
  • a portion of the ion conductor may be removed from the via or the ion conductor material may be directionally deposited into only a portion of the via to further reduce an interface between an electrode and the ion conductor.
  • a programmable device may be formed on a surface of a substrate.
  • multiple bits of information are stored in a single programmable structure.
  • a programmable structure includes a floating electrode interposed between two additional electrodes.
  • multiple programmable devices are coupled together using a common electrode (e.g., a common anode or a common cathode).
  • a common electrode e.g., a common anode or a common cathode.
  • multiple programmable devices share a common electrode.
  • a capacitance of a programmable structure is altered by causing ions within an ion conductor ofthe structure to migrate.
  • Figure 1 is a cross-sectional illustration of a programmable structure formed on a surface of a sub strate in accordance with the present invention
  • Figure 2 is a cross-sectional illustration of a programmable structure in accordance with an alternative embodiment ofthe present invention
  • Figure 3 is a current-voltage diagram illustrating current and voltage characteristics ofthe device illustrated in Figure 2 in an "on” and “off' state;
  • Figure 4 is a cross-sectional illustration of a programmable structure in accordance with yet another embodiment ofthe present invention.
  • Figure 5 is a schematic illustration of a portion of a memory device in accordance with an exemplary embodiment ofthe present invention.
  • Figure 6 is a schematic illustration of a portion of a memory device in accordance with an alternative embodiment ofthe present invention.
  • Figures 7 and 8 are a cross-sectional illustrations of a programmable structure having an ion conductor/electrode contact interface formed about a perimeter ofthe ion conductor in accordance with another embodiment ofthe present invention
  • Figures 9 and 10 are a cross-sectional illustrations of a programmable structure having an ion conductor/electrode contact interface formed about a perimeter of the ion conductor in accordance with yet another embodiment ofthe present invention.
  • Figures 11 and 12 illustrate a programmable device having a horizontal configuration in accordance with the present invention
  • FIG. 13-19 illustrate programmable device structures with reduced electrode/ion conductor interface surface area in accordance with the present invention
  • Figure 20 illustrates a programmable device with a tapered ion conductor in accordance with the present invention
  • Figures 21-24 illustrate a programmable device including a floating electrode in accordance with the present invention
  • FIGS. 25-29 illustrate common electrode programmable device structures in accordance with the present invention. Skilled artisans will appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments ofthe present invention.
  • the present invention generally relates to microelectronic devices. More particularly, the invention relates to programmable structures or devices suitable for various integrated circuit applications.
  • Figures 1 and 2 illustrate programmable microelectronic structures 100 and 200 formed on a surface of a substrate 110 in accordance with an exemplary embodiment of the present invention.
  • Structures 100 and 200 include electrodes 120 and 130, an ion conductor 140, and optionally include buffer or barrier layers 155 and/or 255.
  • structures 100 and 200 are configured such that when a bias greater than a threshold voltage (V T ), discussed in more detail below, is applied across electrodes 120 and 130, the electrical properties of structure 100 change.
  • V T threshold voltage
  • conductive ions within ion conductor 140 begin to migrate and form an electrodeposit (e.g., electrodeposit 160) at or near the more negative of electrodes 120 and 130; such an electrodeposit, however, is not required to practice the present invention.
  • electrodeposit means any area within the ion conductor that has an increased concentration of reduced metal or other conductive material compared to the concentration of such material in the bulk ion conductor material. As the electrodeposit forms, the resistance between electrodes 120 and 130 decreases, and other electrical properties may also change. In the absence of any insulating barriers, which are discussed in more detail below, the threshold voltage required to grow the electrodeposit from one electrode toward the other and thereby significantly reduce the resistance of the device is approximately the redox potential of the system, typically a few hundred millivolts. If the same voltage is applied in reverse, the electrodeposit will dissolve back into the ion conductor and the device will return to a high resistance state.
  • application of an electric field between electrodes 120 and 130 may cause ions dissolved within conductor 140 to migrate and thus cause a change in the electrical properties of device 100, without the formation of an electrodeposit.
  • Structures 100 and 200 may be used to store information and thus may be used in memory circuits.
  • structure 100 or other programmable structures in accordance with the present invention may suitably be used in memory devices to replace DRAM, SRAM, PROM, EPROM, or EEPROM devices.
  • programmable structures of the present invention may be used for other applications where prograniming or changing of electrical properties of a portion of an electrical circuit are desired.
  • Substrate 110 may include any suitable material.
  • substrate 110 may include semiconductive, conductive, semiinsulative, insulative material, or any combination of such materials.
  • substrate 110 includes an insulating material 112 and a portion 114 including microelectronic devices formed on a semiconductor substrate. Layers 112 and 114 may be separated by additional layers (not shown) such as, for example, layers typically used to form integrated circuits. Because the programmable structures can be formed over insulating or other materials, the programmable structures ofthe present invention are particularly well suited for applications where substrate (e.g., semiconductor material) space is a premium. > Electrodes 120 and 130 may be formed of any suitable conductive material. For example, electrodes 120 and 130 may be formed of doped polysilicon material or metal.
  • one of electrodes 120 and 130 is formed of a material including a metal that dissolves in ion conductor 140 when a sufficient bias (V > V T ) is applied across the electrodes (oxidizable electrode) and the other electrode is relatively inert and does not dissolve during operation of the programmable device (an indifferent electrode).
  • electrode 120 may be an anode during a write process and be comprised of a material including silver that dissolves in ion conductor 140 and electrode 130 may be a cathode during the write process and be comprised of an inert material such as tungsten, nickel, molybdenum, platinum, metal suicides, and the like.
  • Having at least one electrode formed of a material including a metal which dissolves in ion conductor 140 facilitates mamtaining a desired dissolved metal concentration within ion conductor 140, which in turn facilitates rapid and stable electrodeposit 160 formation within ion conductor 140 or other electrical property change during use of structure 100 and/or 200.
  • use of an inert material for the other electrode facilitates electrodissolution of any electrodeposit that may have formed and/or return of the programmable device to an erased state after application of a sufficient voltage.
  • dissolution of any electrodeposit that may have formed preferably begins at or near the oxidizable electrode/electrodeposit interface.
  • Initial dissolution of the electrodeposit at the oxidizable electrode/electrodeposit interface may be facilitated by forming structure 100 such that the resistance of the at the oxidizable electrode/electrodeposit interface is greater than the resistance at any other point along the electrodeposit, particularly, the interface between the electrodeposit and the indifferent electrode.
  • One way to achieve relatively low resistance at the indifferent electrode is to form the electrode of relatively inert, non-oxidizing material such as platinum. Use of such material reduces formation of oxides at the interface between ion conductor 140 and the indifferent electrode as well as the formation of compounds or mixtures of the electrode material and ion conductor 140 material, which typically have a higher resistance than ion conductor 140 or the electrode material.
  • Relatively low resistance at the indifferent electrode may also be obtained by forming a barrier layer between the oxidizable electrode (anode during a write operation), wherein the barrier layer is formed of material having a relatively high resistance.
  • Exemplary high resistance materials include layers (e.g., layer 155 and/or layer 255) of ion conducting material (e.g., Ag x O, Ag x S, Ag x Se, Ag x Te, where x > 2, Ag y I, where x ⁇ 1,
  • Reliable growth and dissolution of an electrodeposit can also be facilitated by providing a roughened indifferent electrode surface (e.g., a root mean square roughness of greater than about 1 nm) at the electrode/ion conductor interface.
  • the roughened surface may be formed by manipulating film deposition parameters and/or by etching a portion of one of the electrode of ion conductor surfaces.
  • relatively high electrical fields form about the spikes or peaks of the roughened surface, and thus the electrodeposits are more likely to form about the spikes or peaks.
  • more reliable and uniform changes in electrical properties for an applied voltage across electrodes 120 and 130 may be obtained by providing a roughed interface between the indifferent electrode (cathode during a write operation) and ion conductor 140.
  • Oxidizable electrode material may have a tendency to thermally dissolve or diffuse into ion conductor 140, particularly during fabrication and/or operation of structure 100.
  • the thermal diffusion is undesired because it may reduce the resistance of structure 100 and thus reduce the change of an electrical property during use of structure 100.
  • the oxidizable electrode includes a metal intercalated in a transition metal sulfide or selenide material such as A X (MB2) 1-X , where A is Ag or Cu, B is S or Se, M is a transition metal such as Ta, V, and Ti, and x ranges from about 0.1 to about 0.7.
  • A is Ag or Cu
  • B is S or Se
  • M is a transition metal such as Ta, V
  • Ti and x ranges from about 0.1 to about 0.7.
  • the intercalated material mitigates undesired thermal diffusion ofthe metal (Ag or Cu) into the ion conductor material, while allowing the metal to participate in the electrodeposit growth upon application of a sufficient voltage across electrodes 120 and 130.
  • the TaS 2 film can include up to about 66.8 atomic percent silver.
  • the A X (MB 2 ) 1-X material is preferably amorphous to prevent to prevent undesired diffusion of the metal though the material.
  • the amorphous material may be formed by, for example, physical vapor deposition of a target material comprising A X (MB 2 ) 1-X .
  • ⁇ -Agl is another suitable material for the oxidizable electrode, as well as the indifferent electrode.
  • ⁇ -Agl can serve as a source of Ag during operation of structure 100 — e.g., upon application of a sufficient bias, but the silver in the Agl material does not readily thermally diffuse into ion conductor 140.
  • Agl has a relatively low activation energy for conduction of electricity and does not require doping to achieve relatively high conductivity.
  • the oxidizable electrode is formed of Agl, depletion of silver in the Agl layer may arise during operation of structure 100, unless excess silver is provided to the electrode.
  • One way to provide the excess silver is to form a silver layer adjacent the Agl layer as discussed above when Agl is used as a buffer layer.
  • the Agl layer reduces thermal diffusion of Ag into ion conductor 140, but does not significantly affect conduction of Ag during operation of structure 100.
  • use of Agl increases the operational efficiency of structure 100 because the Agl mitigates non-Faradaic conduction (conduction of electrons that do not participate in the electrochemical reaction).
  • Other materials suitable for buffer layers 155 and/or 255 include GeO 2 and SiO x .
  • Amorphous GeO 2 is relatively porous an will "soak up" silver during operation of device 100, but will retard the thermal diffusion of silver to ion conductor 140, compared to structures or devices that do not include a buffer layer.
  • Ge ⁇ 2 may be formed by exposing ion conductor 140 to an oxidizing environment at a temperature of about 300 °C to about 800 °C or by exposing ion conductor 140 to an oxidizing environment in the presence of radiation having an energy greater than the band gap ofthe ion conductor material.
  • the Ge ⁇ 2 may also be deposited using physical vapor deposition (from a GeO 2 target) or chemical vapor deposition (from GeELt and an O 2 ).
  • Buffer layers can also be used to increase a "write voltage" by placing the buffer layer (e.g., Ge ⁇ 2 or SiO x ) between ion conductor 140 and the indifferent electrode.
  • the buffer material allows metal such as silver to diffuse though the buffer and take part in the electrochemical reaction.
  • At least one electrode 120 and 130 is formed of material suitable for use as an interconnect metal.
  • electrode 130 may form part of an interconnect structure within a semiconductor integrated circuit.
  • electrode 130 is formed of a material that is substantially insoluble in material comprising ion conductor 140.
  • Exemplary materials suitable for both interconnect and electrode 130 material include metals and compounds such as tungsten, nickel, molybdenum, platinum, metal suicides, and the like.
  • Layers 155 and/or 255 may also include a material that restricts migration of ions between conductor 140 and the electrodes.
  • a barrier layer includes conducting material such as titanium nitride, titanium tungsten, a combination thereof, or the like.
  • the barrier may be electrically indifferent, i.e., it allows conduction of electrons through structure 100 or 200, but it does not itself contribute ions to conduction through structure 200.
  • An electrically indifferent barrier may reduce undesired dendrite growth during operation of the programmable device, and thus may facilitate an "erase” or dissolution of electrodeposit 160 when a bias is applied which is opposite to that used to grow the electrodeposit.
  • use of a conducting barrier allows for the "indifferent" electrode to be formed of oxidizable material because the barrier prevents diffusion ofthe electrode material to the ion conductor.
  • Ion conductor 140 is formed of material that conducts ions upon application of a sufficient voltage. Suitable materials for ion conductor 140 include glasses and semiconductor materials. In one exemplary embodiment ofthe invention, ion conductor 140 is formed of chalcogenide material.
  • Ion conductor 140 may also suitably include dissolved conductive material.
  • ion conductor 140 may comprise a solid solution that includes dissolved metals and/or metal ions.
  • conductor 140 includes metal and/or metal ions dissolved in chalcogenide glass.
  • An exemplary chalcogenide glass with dissolved metal in accordance with the present invention includes a solid solution of As x S 1-x -Ag, Ge ⁇ Se 1-x -Ag, GeA- x -Ag, As ⁇ S ⁇ - ⁇ -Cu,, Ge ⁇ Se 1-x -Cu, Ge x Si-x-Cu, where x ranges from about 0.1 to about 0.5 other chalcogenide materials including silver, copper, zinc, combinations of these materials, and the like.
  • conductor 140 may include network modifiers that affects mobility of ions through conductor 140.
  • materials such as metals (e.g., silver), halogens, halides, or hydrogen may be added to conductor 140 to enhance ion mobility and thus increase erase/write speeds ofthe structure.
  • a solid solution suitable for use as ion conductor 140 may be formed in a variety of ways.
  • the solid solution may be formed by depositing a layer of conductive material such as metal over an ion conductive material such as chalcogenide glass and exposing the metal and glass to thermal and/or photo dissolution processing.
  • a solid solution of As2S 3 -Ag is formed by depositing As 2 S 3 onto a substrate, depositing a thin film of Ag onto the As 2 S 3 ,, and exposing the films to light having energy greater than the optical gap ofthe As 2 S 3 , ⁇ e. ., light having a wavelength of less than about 500 nanometers.
  • network modifiers may be added to conductor 140 during deposition of conductor 140 (e.g., the modifier is in the deposited material or present during conductor 140 material deposition) or after conductor 140 material is deposited (e.g., by exposing conductor 140 to an atmosphere including the network modifier).
  • a solid solution may be formed by depositing one of the constituents onto a substrate or another material layer and reacting the first constituent with a second constituent.
  • germanium preferably amorphous
  • the germanium may be deposited onto a portion of a substrate and the germanium may be reacted with H 2 Se to form a Ge-Se glass.
  • H 2 Se gas or arsenic or germanium can be deposited and reacted with H 2 S gas.
  • Silver or other metal can then be added to the glass as described above.
  • a solid solution ion conductor 140 is formed by depositing sufficient metal onto an ion conductor material such that a portion of the metal can be dissolved within the ion conductor material and a portion of the metal remains on a surface of the ion conductor to form an electrode (e.g., electrode 120).
  • an electrode e.g., electrode 120
  • solid solutions containing dissolved metals may be directly deposited onto substrate 110 and the electrode then formed overlying the ion conductor.
  • the solid solution is formed by photodissolution to form a macrohomogeneous ternary compound and additional metal is added to the solution using thermal diffusion (e.g., in an inert environment at a temperature of about 85 °C to about 150 °C) to form a solid solution containing, for example, about 30 to about 50, and preferably about 34 atomic percent silver.
  • thermal diffusion e.g., in an inert environment at a temperature of about 85 °C to about 150 °C
  • Ion conductors having a metal concentration above the photodissolution solubility level facilitates formation of electrodeposits that are thermally stable at operating temperatures (typically about 85 °C to about 150 °C) of devices 100 and 200.
  • the solid solution may be formed by thermally dissolving the metal into the ion conductor at the temperature noted above; however, solid solutions formed exclusively from photodissolution are thought to be less homogeneous than films having similar metal concentrations formed using photodissolution and thermal dissolution.
  • Ion conductor 140 may also include a filler material, which fills interstices or voids.
  • Suitable filler materials include non-oxidizable and non-silver based materials such as a nonconducting, immiscible silicon oxide and/or silicon nitride, having a cross-sectional dimension of less than about 1 nm, which do not contribute to the growth of an electrodeposit.
  • the filler material is present in the ion conductor at a volume percent of up to about 5 percent to reduce a likelihood that an electrodeposit will spontaneously dissolve into the supporting ternary material as the device is exposed to elevated temperature, which leads to more stable device operation without compromising the performance of the device.
  • Ion conductor 140 may also include filler material to reduce an effective cross-sectional area of the ion conductor.
  • concentration of the filler material which may be the same filler material described above but having a cross- sectional dimension up to about 50 nm, is present in the ion conductor material at a concentration of up to about 50 percent by volume.
  • the filler material may also include metal such as silver or copper to fill the voids in the ion conductor material.
  • ion conductor 140 includes a germanium-selenide glass with silver diffused in the glass.
  • Germanium selenide materials are typically formed from selenium and Ge(Se) / 2 tetrahedra that may combine in a variety of ways.
  • Ge is 4-fold coordinated and Se is 2-fold coordinated, which means that a glass composition near Ge 0 .2oSe 0 . 8 o will have a mean coordination number of about 2.4. Glass with this coordination number is considered by constraint counting theory to be optimally constrained and hence very stable with respect to devitrification.
  • ion conductor 140 includes a glass having a composition of Ge 0 . 1 Se0. 83 to Ge 0 .2 5 Se 0 . 75 .
  • the composition and structure of ion conductor 140 material often depends on the starting or target material used to form the conductor. Generally, it is desired to form a homogenous material layer for conductor 140 to facihtate rehable and repeatable device performance.
  • a target for physical vapor deposition of material suitable for ion conductor 140 is formed by selecting a proper ampoule, preparing the ampoule, maintaining proper temperatures during formation of the glass, slow rocking the composition, and quenching the composition. Volume and wall thickness are important factors for consideration in selecting an ampoule for forming glass. The wall thickness must be thick enough to withstand gas pressures that arise during the glass formation process and are preferably thin enough to facilitate heat exchange during the formation process.
  • quartz ampoules with a wall thickness of about 1 mm are used to form Se and Te based chalcogenide glasses, whereas quartz ampoules with a wall thickness of about 1.5 mm are used to form sulfur-based chalcogenide glasses.
  • the volume of the ampoule is preferably selected such that the volume of the ampoule is about five times greater than the liquid glass precursor material.
  • the ampoule is prepared for glass formation, in accordance with one embodiment of the invention, by cleaning the ampoule with hydrofluoric acid, ethanol and acetone, drying the ampoule for at least 24 hours at about 120 °C, evacuating the ampoule and heating the ampoule until the ampoule turns a cherry red color and cooling the ampoule under vacuum, filling ampoule with charge and evacuating the ampoule, heating the ampoule while avoiding melting of the constituents to desorb any remaining oxygen, and sealing the ampoule. This process reduces oxygen contamination, which in turn promotes macrohomogeneous growth ofthe glass.
  • the melting temperature of the glass formation process depends on the glass material. In the case of germanium-based glasses, sufficient time for the chalcogen to react at low temperature with all available germanium is desired to avoid explosion at subsequent elevated temperatures (the vapor pressure of Se at 920 °C is 10 ATM. and 20 ATM. for S at 720°C). To reduce the risk of explosion, the glass formation process begins by ramping the ampoule temperature to about 300 °C for selenium-based glasses (about 200 °C for sulfur- based glasses) over the period of about an hour and maintaining this temperature for about 12 hours.
  • the temperature is elevated slowly (about 0.5 °C/min) up to a temperature about 50 °C higher than the liquidus temperature ofthe material and the ampoule remains at about this temperature for about 12 hours.
  • the temperature is then elevated to about 940 °C to ensure melting of all non-reacted germanium for Se-based glasses or about 700 °C for S- based glasses.
  • the ampoule should remain at this elevated temperature for about 24 hours.
  • the melted glass composition is preferably slow rocked at a rate of about 20/minute at least about six hours to increase the homogeneity ofthe glass.
  • Quenching is preferably performed from a temperature at which the vapors and the liquid are in an equilibrium to produce vitrification ofthe desired composition.
  • the quenching temperature is about 50 °C over the liquidus temperature ofthe glass material.
  • Chalcogenide-rich glasses include a range of concentrations in which under-constrained and over-constrained glasses exist.
  • the quenching rate has to be fast enough in order to ensure vitrification, e.g., quenching in ice-water or an even stronger coolant such as a mixture of urea and ice-water.
  • quenching can be performed in air at about 25 °C.
  • at least a portion of structure 100 is formed within a via of an insulating material 150. Forming a portion of structure 100 within a via of an insulating material 150 may be desirable because, among other reasons, such formation allows relatively small structures, e.g., on the order of 10 nanometers, to be formed.
  • insulating material 150 facilitates isolating various structures 100 from other electrical components.
  • Insulating material 150 suitably includes material that prevents undesired diffusion of electrons and/or ions from structure 100.
  • material 150 includes silicon nitride, silicon oxynitride, polymeric materials such as polyimide or parylene, or any combination thereof.
  • a contact 165 may suitably be electrically coupled to one or more electrodes 120,130 to facilitate forming electrical contact to the respective electrode.
  • Contact 165 may be formed of any conductive material and is preferably formed of a metal such as aluminum, aluminum alloys, tungsten, or copper.
  • structure 100 is formed by forming electrode 130 on substrate 110.
  • Electrode 130 may be formed using any suitable method such as, for example, depositing a layer of electrode 130 material, patterning the electrode material, and etching the material to form electrode 130.
  • Insulating layer 150 may be formed by depositing insulating material onto electrode 130 and substrate 110 and forming vias in the insulating material using appropriate patterning and etching processes.
  • Ion conductor 140 and electrode 120 may then be formed within insulating layer 150 by depositing ion conductor 140 material and electrode 120 material within the via.
  • Such ion conductor and electrode material deposition may be selective - i.e., the material is substantially deposited only within the via, or the deposition processes may be relatively non-selective.
  • any excess material remaining on a surface of insulating layer 150 may be removed using, for example, chemical mechanical polishing and/or etching techniques.
  • Barrier layers 155 and/or 255 may similarly be formed using any suitable deposition and/or etch processes.
  • Information may be stored using programmable structures ofthe present invention by manipulating one or more electrical properties ofthe structures. For example, a resistance of a structure may be changed from a "0" or off state to a "1" or on state during a suitable write operation. Similarly, the device may be changed from a "1" state to a "0" state during an erase operation.
  • the structure may have multiple programmable states such that multiple bits of information are stored in a single structure.
  • WRITE OPERATION Figure 3 illustrates current-voltage characteristics of a programmable structure (e.g. structure 200) in accordance with the present invention.
  • via diameter, D is about 4 microns
  • conductor 140 is about 35 nanometers thick and formed of
  • electrode 130 is indifferent and formed of nickel, electrode
  • 120 is formed of silver, and barrier 255 is a native nickel oxide.
  • current through structure 200 in an off state begins to rise upon apphcation of a bias of over about one volt; however, once a write step has been performed (i.e., an electrodeposit has formed), the resistance through conductor 140 drops significantly (i.e., to about 200 ohms), illustrated by curve 320 in Figure 3.
  • electrode 130 is coupled to a more negative end of a voltage supply, compared to electrode 120, an electrodeposit begins to form near electrode 130 and grow toward electrode 120.
  • An effective threshold voltage i.e., voltage required to cause growth ofthe electrodeposit and to break through barrier 255, thereby coupling electrodes 320, 330 together is relatively high because of barrier 255.
  • a voltage V> Vr must be applied to structure 200 sufficient to cause electrons to tunnel through barrier 255 (when barrier 255 comprises an insulating layer) to form the electrodeposit and to overcome the barrier (e.g., by tunneling through or leakage) and conduct through conductor 140 and at least a portion of barrier 255.
  • an initial "write" threshold voltage is relatively low because no insulative barrier is formed between, for example, ion conductor 140 and either of the electrodes 120, 130.
  • a state of the device may be read, without significantly disturbing the state, by, for example, applying a forward or reverse bias of magnitude less than a voltage threshold (about 1.4 V for a structure illustrated in Figure 3) for electrodeposition or by using a current limit which is less than or equal to the minimum programming current (the current which will produce the highest of the on resistance values).
  • a current hmited (to about 1 milliamp) read operation is shown in Figure 3. In this case, the voltage is swept from 0 to about 2 V and the current rises up to the set limit (from 0 to 0.2 V), indicating a low resistance (ohmic/linear current-voltage) "on" state.
  • Another way of performing a non- disturb read operation is to apply a pulse, with a relatively short duration, which may have a voltage higher than the electrochemical deposition threshold voltage such that no appreciable Faradaic current flows, i.e., nearly all the current goes to polarizing/charging the device and not into the electrodeposition process.
  • a programmable structure (e.g., structure 200) may suitably be erased by reversing a bias apphed during a write operation, wherein a magnitude ofthe apphed bias is equal to or greater than the threshold voltage for electrodeposition in the reverse direction.
  • a sufficient erase voltage (V>V ⁇ ) is apphed to structure 200 for a period of time which depends on the strength ofthe initial connection but is typically less than about 1 millisecond to return structure 200 to its "off state having a resistance well in excess of a million ohms.
  • a threshold voltage for erasing the structure is much lower than a threshold voltage for writing the structure because, unlike the write operation, the erase operation does not require electron tunneling through a barrier or barrier breakdown.
  • the concentration of conductive material in the ion conductor can be controlled by applying a bias across the programmable device.
  • metal such as silver may be taken out of solution by applying a negative voltage in excess of the reduction potential of the conductive material.
  • conductive material may be added to the ion conductor
  • the concentration can be reduced by reverse biasing the device to reduce the concentration of the conductive material.
  • metal may be added to the solution from the oxidizable electrode by applying a sufficient forward bias. Additionally, it is possible to remove excess metal build up at the indifferent electrode by applying a reverse bias for an extended time or an extended bias over that required to erase the device under normal operating conditions. Control of the conductive material may be accomplished automatically using a suitable microprocessor.
  • This technique may also be used to form one of the electrodes from material within the ion conductor material.
  • silver from the ion conductor may be plated out to form the oxidizable electrode. This allows the oxidizable electrode to be formed after the device is fully formed and thus mitigates problems associated with conductive material diffusing from the oxidizable electrode during manufacturing ofthe device.
  • multiple bits of data may be stored within a single programmable structure by controlling an amount of electrodeposit which is formed during a write process.
  • An amount of electrodeposit that forms during a write process depends on a number of coulombs or charge supplied to the structure during the write process, and may be controlled by using a current limit power source.
  • a resistance of a programmable structure is governed by Equation 1, where Ron is the "on" state resistance, VT is the threshold voltage for electrodeposition , and I I is the maximum current allowed to flow during the write operation.
  • the limitation to the amount of information stored in each cell will depend on how stable each ofthe resistance states is with time. For example, if a structure is with a programmed resistance range of about 3.5 k ⁇ and a resistance drift over a specified time for each state is about ⁇ 250 ⁇ , about 7 equally sized bands of resistance (7 states) could be formed, allowing 3 bits of data to be stored within a single structure. In the limit, for near zero drift in resistance in a specified time hmit, information could be stored as a continuum of states, i.e., in analog form.
  • structure 400 includes electrodes 420 and 430, an ion conductor 440, a contact 460, and an amorphous silicon diode 470, such as a Schottky or p-n junction diode, formed between contact 460 and electrode 420.
  • Rows and columns of programmable structures 400 may be fabricated into a high density configuration to provide extremely large storage densities suitable for memory circuits. In general, the maximum storage density of memory devices is limited by the size and complexity of the column and row decoder circuitry.
  • a programmable structure storage stack can be suitably fabricated overlying an integrated circuit with the entire semiconductor chip area dedicated to row/column decode, sense amplifiers, and data management circuitry (not shown) since structure 400 need not use any substrate real estate.
  • storage densities of many gigabits per square centimeter can be attained using programmable structures of the present invention.
  • the programmable structure is essentially an additive technology that adds capability and functionality to existing semiconductor integrated circuit technology.
  • Figure 5 schematically illustrates a portion of a memory device including structure 400 having an isolating p-n junction 470 at an intersection of a bit line 510 and a word hne 520 of a memory circuit.
  • Figure 6 illustrates an alternative isolation scheme employing a transistor 610 interposed between an electrode and a contact of a programmable structure located at an intersection of a bit hne 610 and a word line 620 of a memory device.
  • Figures 7-10 illustrate programmable devices in accordance with another embodiment ofthe invention.
  • the devices illustrated in Figures 7-10 have an electrode (e.g., the cathode during a write process) with a smaller cross sectional area in contact with the ion conductor compared to the devices illustrated in Figures 1-2 and 4.
  • the smaller electrode interface area is thought to increase the efficiency and endurance of the device because an increased percentage of ions in the sohd solution are able to take part in the electrodeposit formation process. Thus any cathode plating from ions that do not participate in the electrodeposit process is reduced.
  • Figures 7 and 8 illustrate a cross sectional and a top cut-away view of a programmable device 700 including an indifferent electrode 710, an oxidizable electrode 720, and an ion conductor 730 former overlying an insulating layer 740 such as silicon oxide, silicon nitride, or the like.
  • Structure 700 is formed by depositing an indifferent electrode material layer and an insulating layer 750 overlying insulating layer 740.
  • a via is then formed through layer 750 and electrode material layer 710, using an anisotropic etch process (e.g., reactive ion etching or ion milling) such that the via extends to and/or through a portion of layer 740.
  • the via is then filled with ion conductor material and is suitably doped to form a sohd solution as described herein. Any excess ion conductor material is removed from the surface of layer 750 and electrode 730 is formed, for example using a deposition and etch process.
  • the indifferent electrode (cathode during write process) area in contact with ion conductor 730 is the surface area of electrode 710 about the perimeter of conductor 730, rather than the area underlying the ion conductor, as illustrated in Figures 1-2 and 4.
  • Figures 9 and 10 illustrate a programmable device 900 having an indifferent electrode 910, an oxidizable electrode 920, an ion conductor 930 and insulating layers 940 and 950 in accordance with yet another embodiment of the invention.
  • Structure 900 is similar to structure 700, except that once a via is formed through layer 750, an isotropic etch process (e.g., chemical or plasma) is employed to form the via through electrode 910, such that a sloped intersection between an ion conductor 930 and electrode 910 is formed.
  • an isotropic etch process e.g., chemical or plasma
  • FIGS 11 and 12 illustrate another programmable device 1100, with a reduced electrode/ion conductor interface, in accordance with the present invention.
  • Structure 1100 includes electrodes 1110 and 1120 and an ion conductor 1130, formed on a surface of an insulating material 1140, rather than within a via as discussed above.
  • the programmable structure is formed by defining an ion conductor 1130 patter on a surface of insulating material 1140 (e.g., using deposition and etch techniques) and forming electrodes 1110 and 1120, such that the electrodes each contact a portion of the ion conductor.
  • the electrodes are formed overlying and in contact with both a portion of the ion conductor and the insulating material.
  • the thickness of the layers may be varied in accordance with specific applications ofthe device, in a preferred embodiment ofthe invention, the thickness ofthe ion conductor and electrode films is about 1 nm to about 100 nm.
  • Sub-hthographic lateral dimensions of portions ofthe device may be obtained by overexposing photoresist used to pattern the portions and/or over etching the film layer.
  • Figure 13 illustrates a device 1300 in accordance with yet another embodiment ofthe invention.
  • Structure 1300 is similar to the devices illustrated in Figure 7 and 8, except that the cross-sectional area ofthe ion conductor that is in contact with the electrodes is reduced by filling a portion of a via with non-ion conductor material, rather than etching through an electrode layer.
  • Structure 1300 includes electrodes 1310 and 1320 and an ion conductor 1330 formed within an insulating layer 1340.
  • ion conductor 1330 is formed by creating a trench within insulating layer 1340, the trench having a diameter indicated by D2.
  • the trench is then filled using, for example, interference lithography techniques or conformally lining the via with insulating material and using an anisotropic etch process to remove some ofthe insulating material, leaving a via with a diameter of D3.
  • Structure 1300 formed using this technique may have a ion conductor cross sectional area as small as about lOnm in contact with electrodes 1310 and 1320.
  • FIG. 14-17 illustrate another embodiment of the invention, where the cross sectional area of the ion conductor/electrode interface is relatively small.
  • Structure 1400 illustrated in Figure 14, includes electrodes 1410 and 1420 and an ion conductor 1430.
  • Structure 1400 is formed in a manner similar to structure 700, except that the ion conductor material is deposited conformally, using, for example chemical vapor deposition or physical vapor deposition, into a trench, and the trench is not filled with the ion conductor material.
  • Structure 1500 is similar to structure 1400, except that an ion conductor 1530 is formed by etching a portion of ion conductor 1430, such that a via 1540 is formed through to electrode 1410.
  • Structure 1600 is similar to structure 1500 and is formed by conformally depositing the ion conductor material as described above and then removing the ion conductor material from a surface of insulating material 1450 prior to depositing electrode 1420 material.
  • structure 1700 may be formed by selectively deposing the ion conductor 1730 material into only a portion ofthe trench formed in insulating material 1450 (e.g., using angled deposition and/or shadowing techniques), removing any excess ion conductor material on the surface of insulator 1450, and forming an electrode 1720 overlying the insulator and in contact with ion conductor 1730.
  • Figures 18 and 19 illustrate yet another embodiment of the invention, where a pillar or wall within a trench is used to reduce a cross-sectional area of the interface between the ion conductor and one or more electrodes.
  • Structure 1800 illustrated in Figure 18, includes electrodes 1810 and 1820 and an ion conductor 1830 formed within an insulating layer 1840.
  • structure 1800 includes a pillar 1850 of insulating material (e.g., insulating material used to form layer 1840), formed within a trench within layer 1840.
  • Structure 1800 may be formed using the shadowed deposition technique discussed above.
  • Structure 1900 is similar to structure 1800, except structure 1900 includes a partial pillar 1950 and an ion conductor 1930, which fills the remaining portion ofthe formed trench.
  • Figure 20 illustrates yet another structure 2000 in accordance with the present invention.
  • Structure 2000 includes electrodes 2010 and 2020 and an ion conductor 2030 formed within an insulating layer 2040.
  • Structure 2000 is formed using an anisotropic or a combination of an anisotropic and an isotropic etch processes to form a tapered via.
  • Ion conductor 2030 is then formed within the trench using techniques previously described.
  • Figures 21-24 illustrate programmable devices in accordance with yet another embodiment of the invention.
  • the structures illustrated in Figures 21-24 include a floating electrode, which allows multiple bits of information to be stored within a single programmable device.
  • Structure 2100 includes a first electrode 2110, a second, floating electrode 2120, a third electrode 2130, ion conductor portions 2140 and 2150, which may all be formed on a substrate or wholly or partially formed within a via as described above. Although structure 2100 is illustrated in a vertical configuration, the structure may be formed in a horizontal configuration, similar to structure 1100.
  • the first and third electrodes are formed of an indifferent electrode and the second electrode is formed of an oxidizable electrode material.
  • the first and third electrodes may be formed of oxidizable electrode material and the second, floating electrode may be formed of an indifferent electrode material.
  • the structure includes two "half cells," where each half cell functions as a programmable device described above in connection with Figure 1. Each half cell is preferably configured such that the resistance of one half cell differs from the resistance ofthe other half cell when both cells are in an erased state.
  • bits of data may be stored as follows.
  • the overall impedance of structure 2100 is approximately equal to the resistance of portions 2140 and 2150. When no electrodeposit is formed within either portion, this high resistance state may be represent by the state 00.
  • a voltage is apphed to structure 2100, such that electrode 2130 is positive relative to electrode 2110 and the apphed bias is greater that the threshold voltage required to form an electrodeposit in portion 2140, an electrodeposit 2160 will form through conductor portion 2140 from electrode 2110 toward floating electrode 2120 as illustrated in Figure 22.
  • an electrodeposit will not form within conductor portion 2150 because portion 2150 is under a reverse bias condition and thus will not support growth of an electrodeposit.
  • the growth ofthe electrodeposit will change the impedance of portion 2140 from Zi to Zi', thus changing the overall impedance of structure 2100, which may be represent by the state 01.
  • the current level used to form electrodeposit 2160 should be selected such that it is sufficiently low, allowing the electrodeposit to be dissolved upon apphcation of a sufficient reverse bias.
  • a third state may be formed by reversing the polarity ofthe apphed bias across electrodes 2110 and 2130, such that most of the voltage drop occurs across the high resistance ion conductor portion 2150 and formation of an electrodeposit 2170 begins, as illustrated in Figure 23, without causing electrodeposit 2160 to dissolve.
  • the impedance of portion 2150 changes from Z 2 to Z 2 ', and the overall impedance of structure 2100 is Zi' plus Z2', which may be represented by the state 11.
  • electrodeposit 2160 and/or 2170 may be dissolved by applying a sufficient bias across one or both of the half cells.
  • Electrodeposit 2170 can be erased, for example, by sufficiently negatively biasing electrode 2130 with respect to electrode 2110, which may be represented by a state 00.
  • the four possible states, along with the current limit used to form the state, are represented in table 1 below.
  • Structure 2100 can be changed to 11 from state 10 by applying a low current hmit bias to grow electrodeposit 2150 in portion 2140. Similarly, structure 2100 can be changed from state 11 to state 01 by dissolving electrodeposit 2170 by applying a relatively high current hmit bias such that upper electrode 2130 is positive with respect to lower electrode
  • structure 2100 can be returned to state 00 using a short current pulse to thermally dissolve electrodeposit 2160, using a current which is high enough to cause localized heating of the electrodeposit. This will increase the metal concentration in the half-cell but this excess metal can be removed electrically from the cell by plating it back onto the floating electrode. This sequence is summarized in table 2 below.
  • structure 2100 can also be used as a noise-tolerant, low energy anti-fuse element for use in field programmable gate arrays (FPGAs) and field configurable circuits and systems.
  • FPGAs field programmable gate arrays
  • Most physical anti-fuse technologies require large currents and voltages to make a permanent connection. The need for such high energy state-switching stimuli is generally considered to be somewhat beneficial as this reduces the likelihood ofthe anti-fuse accidentally forming a connection in electrically noisy situations.
  • the use of high voltages and large currents on chip represent a significant problem as all components in the programming circuits are typically sized accordingly and the high energy consumption reduces battery life in portable systems.
  • Figures 25-29 illustrate structures in accordance with another embodiment of the invention in which multiple programmable devices include a common electrode (e.g., the devices share a common anode or cathode.
  • a common electrode e.g., the devices share a common anode or cathode.
  • Figures 25 and 26 illustrate a structure 2500, having a horizontal configuration and a common electrode.
  • Structure 2500 includes an electrical connector 2510 coupled to a common surface electrode 2520, electrodes 2530 and 2540, and ion conductor portions 2550 and 2560 overlying an insulating layer 2170.
  • Structure 2500 may be used to form word and bit lines as described above by forming a row of electrodes (e.g., anodes) coupled to conductor 2510, and columns of oppositely bias electrodes (e.g., cathodes) running perpendicular to electrodes 2520.
  • a conductive plug, formed of any suitably conducting material can be used to electricaUy couple electrode 2520 to conductor 2510.
  • common electrode structures in accordance with this embodiment may be formed using structures having a vertical configuration as described herein.
  • Figures 27 and 28 illustrate additional structures 2700 and 2800 having a common electrode shared between two or more devices
  • Structures 2700 and 2800 include a common electrode, electrodes 2720 and 2725, ion conductors 2730,2735 and 2830, 2835 respectively, and insulating layers 2740 and 2750.
  • Structures 2700 and 2800 may be formed using techniques described above in connection with Figures 15 and 16 — e.g., by conformaUy depositing ion conductor material within a trench of an insulating layer.
  • directional deposition may be used to form a structure similar to structure 1700.
  • Structures 2700 and 2800 each include two programmable devices including common electrode 2710 an ion conductor (e.g., conductor 2735) and another electrode (e.g., electrode 2725).
  • Dielectric material 2750 is an insulating material that does not interfere with surface electrodeposit growth, such as sUicon oxides, silicon nitrides, and the like.
  • Figure 29 illustrates a structure 2900 including multiple programmable devices 2902- 2916 formed about a common electrode 2920.
  • Each of the devices 2902-2916 may be formed using the method described above in connection with Figure 21.
  • each of electrodes 2930-2936 and 2938-2944 may be coupled together in a direction perpendicular to the direction of common electrode 2920, such that electrode 2920 forms a bit line and electrodes 2930-2936 and electrodes 2938-2944 form word lines.
  • Structure 2900 may operate and be programmed in a manner similar to structure 2100 described above.
  • a programmable structure or device stores information by storing a charge as opposed to growing an electrodeposit.
  • a capacitance of a structure or device is altered by applying a bias across electrodes of the device such that positively charged ions migrate toward one of the electrodes. If the apphed bias is less that a write threshold voltage, no short will form between the electrodes. Capacitance ofthe structure changes as a result ofthe ion migration. When the apphed bias is removed, the metal ions tend to diffuse away from the electrode or a barrier proximate the electrode. However, an interface between an ion conductor and a barrier is generally imperfect and includes defects capable of trapping ions. Thus, at least a portion of ions remain at or proximate an interface between a barrier and an ion conductor. If a write voltage is reversed, the ions may suitably be dispersed away from the interface.
  • a programmable structure in accordance with the present invention may be used in many applications which would otherwise utUize traditional technologies such as EEPROM, FLASH or DRAM.
  • Advantages provided by the present invention over present memory techniques include, among other things, lower production cost and the ability to use flexible fabrication techniques which are easily adaptable to a variety of applications.
  • the programmable structures ofthe present invention are especially advantageous in applications where cost is the primary concern, such as smart cards and electronic inventory tags. Also, an ability to form the memory directly on a plastic card is a major advantage in these applications as this is generally not possible with other forms of semiconductor memories.
  • memory elements may be scaled to less than a few square microns in size, the active portion of the device being less than on micron. This provides a significant advantage over traditional semiconductor technologies in which each device and its associated interconnect can take up several tens of square microns.
  • the devices of the present invention require relatively low energy and do not require "refreshing.” Thus, the devices are weU suitable for portable device applications.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)

Abstract

La présente invention concerne un structure micro-électronique programmable et des procédés permettant la réalisation et la programmation de ladite structure. La structure programmable comprend généralement un conducteur d'ions (140) et une pluralité d'électrodes (160, 120). Les propriétés électriques de la structure peuvent être modifiées par application d'une polarisation à travers les électrodes, et des informations peuvent ainsi être enregistrées au moyen de la structure.
PCT/US2001/028266 2000-09-08 2001-09-10 Dispositif micro-electronique programmable et ses procedes de realisation et de programmation Ceased WO2002021542A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001288971A AU2001288971A1 (en) 2000-09-08 2001-09-10 Microelectronic programmable device and methods of forming and programming the same

Applications Claiming Priority (18)

Application Number Priority Date Filing Date Title
US23134300P 2000-09-08 2000-09-08
US23142700P 2000-09-08 2000-09-08
US23134200P 2000-09-08 2000-09-08
US23134500P 2000-09-08 2000-09-08
US23134600P 2000-09-08 2000-09-08
US23135000P 2000-09-08 2000-09-08
US60/231,350 2000-09-08
US60/231,427 2000-09-08
US60/231,342 2000-09-08
US60/231,345 2000-09-08
US60/231,346 2000-09-08
US60/231,343 2000-09-08
US28204501P 2001-04-06 2001-04-06
US60/282,045 2001-04-06
US28359101P 2001-04-13 2001-04-13
US60/283,591 2001-04-13
US29188601P 2001-05-18 2001-05-18
US60/291,886 2001-05-18

Publications (1)

Publication Number Publication Date
WO2002021542A1 true WO2002021542A1 (fr) 2002-03-14

Family

ID=27578717

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/028266 Ceased WO2002021542A1 (fr) 2000-09-08 2001-09-10 Dispositif micro-electronique programmable et ses procedes de realisation et de programmation

Country Status (2)

Country Link
AU (1) AU2001288971A1 (fr)
WO (1) WO2002021542A1 (fr)

Cited By (88)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003073428A1 (fr) * 2002-02-20 2003-09-04 Micron Technology, Inc. Cellule de memoire a etats de donnees multiples
US6638820B2 (en) 2001-02-08 2003-10-28 Micron Technology, Inc. Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices
US6646902B2 (en) 2001-08-30 2003-11-11 Micron Technology, Inc. Method of retaining memory state in a programmable conductor RAM
WO2003032392A3 (fr) * 2001-10-09 2003-11-20 Axon Technologies Corp Dispositif, structure et systeme microelectroniques programmables, et leur procede de formation
US6653193B2 (en) 2000-12-08 2003-11-25 Micron Technology, Inc. Resistance variable device
US6709887B2 (en) * 2001-03-01 2004-03-23 Micron Technology, Inc. Method of forming a chalcogenide comprising device
US6734455B2 (en) 2001-03-15 2004-05-11 Micron Technology, Inc. Agglomeration elimination for metal sputter deposition of chalcogenides
US6737312B2 (en) 2001-08-27 2004-05-18 Micron Technology, Inc. Method of fabricating dual PCRAM cells sharing a common electrode
US6751114B2 (en) 2002-03-28 2004-06-15 Micron Technology, Inc. Method for programming a memory cell
WO2003079463A3 (fr) * 2002-03-15 2004-07-01 Axon Technologies Corp Structure programmable, reseau comprenant cette structure et procedes de production de celle-ci
US6812087B2 (en) 2002-01-31 2004-11-02 Micron Technology, Inc. Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures
US6818481B2 (en) 2001-03-07 2004-11-16 Micron Technology, Inc. Method to manufacture a buried electrode PCRAM cell
US6825135B2 (en) 2002-06-06 2004-11-30 Micron Technology, Inc. Elimination of dendrite formation during metal/chalcogenide glass deposition
US6831019B1 (en) 2002-08-29 2004-12-14 Micron Technology, Inc. Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes
US6838307B2 (en) 2002-04-10 2005-01-04 Micron Technology, Inc. Programmable conductor memory cell structure and method therefor
US6847535B2 (en) 2002-02-20 2005-01-25 Micron Technology, Inc. Removable programmable conductor memory card and associated read/write device and method of operation
US6849868B2 (en) 2002-03-14 2005-02-01 Micron Technology, Inc. Methods and apparatus for resistance variable material cells
US6855975B2 (en) 2002-04-10 2005-02-15 Micron Technology, Inc. Thin film diode integrated with chalcogenide memory cell
US6856002B2 (en) 2002-08-29 2005-02-15 Micron Technology, Inc. Graded GexSe100-x concentration in PCRAM
US6858482B2 (en) 2002-04-10 2005-02-22 Micron Technology, Inc. Method of manufacture of programmable switching circuits and memory cells employing a glass layer
US6864521B2 (en) 2002-08-29 2005-03-08 Micron Technology, Inc. Method to control silver concentration in a resistance variable memory element
US6867114B2 (en) 2002-08-29 2005-03-15 Micron Technology Inc. Methods to form a memory cell with metal-rich metal chalcogenide
US6867996B2 (en) 2002-08-29 2005-03-15 Micron Technology, Inc. Single-polarity programmable resistance-variable memory element
US6867064B2 (en) 2002-02-15 2005-03-15 Micron Technology, Inc. Method to alter chalcogenide glass for improved switching characteristics
US6873538B2 (en) 2001-12-20 2005-03-29 Micron Technology, Inc. Programmable conductor random access memory and a method for writing thereto
US6874335B2 (en) 2002-04-12 2005-04-05 Micron Technology, Inc. Large scale synthesis of germanium selenide glass and germanium selenide glass compounds
US6882578B2 (en) 2002-01-04 2005-04-19 Micron Technology, Inc. PCRAM rewrite prevention
US6881623B2 (en) 2001-08-29 2005-04-19 Micron Technology, Inc. Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device
US6888155B2 (en) 2001-08-30 2005-05-03 Micron Technology, Inc. Stoichiometry for chalcogenide glasses useful for memory devices and method of formation
US6890790B2 (en) 2002-06-06 2005-05-10 Micron Technology, Inc. Co-sputter deposition of metal-doped chalcogenides
US6891749B2 (en) 2002-02-20 2005-05-10 Micron Technology, Inc. Resistance variable ‘on ’ memory
US6903361B2 (en) 2003-09-17 2005-06-07 Micron Technology, Inc. Non-volatile memory structure
US6930909B2 (en) 2003-06-25 2005-08-16 Micron Technology, Inc. Memory device and methods of controlling resistance variation and resistance profile drift
US6937528B2 (en) 2002-03-05 2005-08-30 Micron Technology, Inc. Variable resistance memory and method for sensing same
US6951805B2 (en) 2001-08-01 2005-10-04 Micron Technology, Inc. Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry
US6954385B2 (en) 2002-02-19 2005-10-11 Micron Technology, Inc. Method and apparatus for sensing resistive memory state
US6961277B2 (en) 2003-07-08 2005-11-01 Micron Technology, Inc. Method of refreshing a PCRAM memory device
US7002833B2 (en) 2001-11-20 2006-02-21 Micron Technology, Inc. Complementary bit resistance memory sensor and method of operation
DE102004040752A1 (de) * 2004-08-23 2006-03-02 Infineon Technologies Ag Integrierte Speicheranordnung auf der Basis resistiver Speicherzellen und Herstellungsverfahren dafür
US7010644B2 (en) 2002-08-29 2006-03-07 Micron Technology, Inc. Software refreshed memory device and method
US7015494B2 (en) 2002-07-10 2006-03-21 Micron Technology, Inc. Assemblies displaying differential negative resistance
US7018863B2 (en) 2002-08-22 2006-03-28 Micron Technology, Inc. Method of manufacture of a resistance variable memory cell
US7022579B2 (en) 2003-03-14 2006-04-04 Micron Technology, Inc. Method for filling via with metal
WO2006034946A1 (fr) * 2004-09-27 2006-04-06 Infineon Technologies Ag Memoire a semi-conducteurs a connexion resistive
DE102004052645A1 (de) * 2004-10-29 2006-05-04 Infineon Technologies Ag Speicherzelle und Verfahren zu deren Herstellung
US7049009B2 (en) 2002-08-29 2006-05-23 Micron Technology, Inc. Silver selenide film stoichiometry and morphology control in sputter deposition
US7050327B2 (en) 2003-04-10 2006-05-23 Micron Technology, Inc. Differential negative resistance memory
US7061004B2 (en) 2003-07-21 2006-06-13 Micron Technology, Inc. Resistance variable memory elements and methods of formation
US7071021B2 (en) 2001-05-11 2006-07-04 Micron Technology, Inc. PCRAM memory cell and method of making same
DE102004052647A1 (de) * 2004-10-29 2006-07-20 Infineon Technologies Ag Methode zur Verbesserung der thermischen Eigenschaften von Halbleiter-Speicherzellen
US7087919B2 (en) 2002-02-20 2006-08-08 Micron Technology, Inc. Layered resistance variable memory device and method of fabrication
US7098068B2 (en) 2004-03-10 2006-08-29 Micron Technology, Inc. Method of forming a chalcogenide material containing device
US7115504B2 (en) 2001-11-19 2006-10-03 Micron Technology, Inc. Method of forming electrode structure for use in an integrated circuit
US7139188B2 (en) 2003-12-03 2006-11-21 Micron Technology, Inc. Memory architecture and method of manufacture and operation thereof
US7151688B2 (en) 2004-09-01 2006-12-19 Micron Technology, Inc. Sensing of resistance variable memory devices
US7151273B2 (en) 2002-02-20 2006-12-19 Micron Technology, Inc. Silver-selenide/chalcogenide glass stack for resistance variable memory
US7163837B2 (en) 2002-08-29 2007-01-16 Micron Technology, Inc. Method of forming a resistance variable memory element
US7190048B2 (en) 2004-07-19 2007-03-13 Micron Technology, Inc. Resistance variable memory device and method of fabrication
US7209378B2 (en) 2002-08-08 2007-04-24 Micron Technology, Inc. Columnar 1T-N memory cell structure
KR100721778B1 (ko) * 2003-03-12 2007-05-25 마이크론 테크놀로지, 인크 칼코겐화물 유리 정전류 장치 및, 그의 제조 및 동작 방법
US7233520B2 (en) 2005-07-08 2007-06-19 Micron Technology, Inc. Process for erasing chalcogenide variable resistance memory bits
US7251154B2 (en) 2005-08-15 2007-07-31 Micron Technology, Inc. Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US7269079B2 (en) 2005-05-16 2007-09-11 Micron Technology, Inc. Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US7269044B2 (en) 2005-04-22 2007-09-11 Micron Technology, Inc. Method and apparatus for accessing a memory array
US7274034B2 (en) 2005-08-01 2007-09-25 Micron Technology, Inc. Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US7277313B2 (en) 2005-08-31 2007-10-02 Micron Technology, Inc. Resistance variable memory element with threshold device and method of forming the same
US7294527B2 (en) 2002-08-29 2007-11-13 Micron Technology Inc. Method of forming a memory cell
US7304368B2 (en) 2005-08-11 2007-12-04 Micron Technology, Inc. Chalcogenide-based electrokinetic memory element and method of forming the same
US7317567B2 (en) 2005-08-02 2008-01-08 Micron Technology, Inc. Method and apparatus for providing color changing thin film material
US7317200B2 (en) 2005-02-23 2008-01-08 Micron Technology, Inc. SnSe-based limited reprogrammable cell
US7326950B2 (en) 2004-07-19 2008-02-05 Micron Technology, Inc. Memory device with switching glass layer
US7332735B2 (en) 2005-08-02 2008-02-19 Micron Technology, Inc. Phase change memory cell and method of formation
US7348205B2 (en) 2001-08-29 2008-03-25 Micron Technology, Inc. Method of forming resistance variable devices
US7354793B2 (en) 2004-08-12 2008-04-08 Micron Technology, Inc. Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element
US7365411B2 (en) 2004-08-12 2008-04-29 Micron Technology, Inc. Resistance variable memory with temperature tolerant materials
US7374174B2 (en) 2004-12-22 2008-05-20 Micron Technology, Inc. Small electrode for resistance variable devices
US7396699B2 (en) 2001-08-29 2008-07-08 Micron Technology, Inc. Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry
US7427770B2 (en) 2005-04-22 2008-09-23 Micron Technology, Inc. Memory array for increased bit density
US7579615B2 (en) 2005-08-09 2009-08-25 Micron Technology, Inc. Access transistor for memory device
JP5365829B2 (ja) * 2005-12-15 2013-12-11 日本電気株式会社 スイッチング素子およびその製造方法
US9000506B2 (en) 2010-11-19 2015-04-07 Panasonic Intellectual Property Management Co., Ltd. Variable resistance nonvolatile memory element and method for manufacturing the same
US9978940B2 (en) 2014-04-30 2018-05-22 Provenance Asset Group Llc Memristor and method of production thereof
US10466969B2 (en) 2017-05-08 2019-11-05 Arizona Board Of Regents On Behalf Of Arizona State University Tunable true random number generator using programmable metallization cell(s)
US10710070B2 (en) 2015-11-24 2020-07-14 Arizona Board Of Regents On Behalf Of Arizona State University Low-voltage microfluidic valve device and system for regulating the flow of fluid
US11127694B2 (en) 2017-03-23 2021-09-21 Arizona Board Of Regents On Behalf Of Arizona State University Physical unclonable functions with copper-silicon oxide programmable metallization cells
US11244722B2 (en) 2019-09-20 2022-02-08 Arizona Board Of Regents On Behalf Of Arizona State University Programmable interposers for electrically connecting integrated circuits
US11935843B2 (en) 2019-12-09 2024-03-19 Arizona Board Of Regents On Behalf Of Arizona State University Physical unclonable functions with silicon-rich dielectric devices
US12527236B2 (en) 2020-04-30 2026-01-13 Arizona Board Of Regents On Behalf Of Arizona State University Lateral programmable metallization cell devices

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4419421A (en) * 1979-01-15 1983-12-06 Max-Planck-Gesellschaft Zur Forderung Der Wissenschaften E.V. Ion conductor material
US4499557A (en) * 1980-10-28 1985-02-12 Energy Conversion Devices, Inc. Programmable cell for use in programmable electronic arrays
US5315131A (en) * 1990-11-22 1994-05-24 Matsushita Electric Industrial Co., Ltd. Electrically reprogrammable nonvolatile memory device
US5846889A (en) * 1997-03-14 1998-12-08 The United States Of America As Represented By The Secretary Of The Navy Infrared transparent selenide glasses
US6084796A (en) * 1996-05-30 2000-07-04 Axon Technologies Corporation Programmable metallization cell structure and method of making same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4419421A (en) * 1979-01-15 1983-12-06 Max-Planck-Gesellschaft Zur Forderung Der Wissenschaften E.V. Ion conductor material
US4499557A (en) * 1980-10-28 1985-02-12 Energy Conversion Devices, Inc. Programmable cell for use in programmable electronic arrays
US5315131A (en) * 1990-11-22 1994-05-24 Matsushita Electric Industrial Co., Ltd. Electrically reprogrammable nonvolatile memory device
US6084796A (en) * 1996-05-30 2000-07-04 Axon Technologies Corporation Programmable metallization cell structure and method of making same
US5846889A (en) * 1997-03-14 1998-12-08 The United States Of America As Represented By The Secretary Of The Navy Infrared transparent selenide glasses

Cited By (167)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6985378B2 (en) 1998-12-04 2006-01-10 Axon Technologies Corporation Programmable microelectronic device, structure, and system and method of forming the same
US6927411B2 (en) 2000-02-11 2005-08-09 Axon Technologies Corporation Programmable structure, an array including the structure, and methods of forming the same
US7061071B2 (en) 2000-12-08 2006-06-13 Micron Technology, Inc. Non-volatile resistance variable devices and method of forming same, analog memory devices and method of forming same, programmable memory cell and method of forming same, and method of structurally changing a non-volatile device
US6653193B2 (en) 2000-12-08 2003-11-25 Micron Technology, Inc. Resistance variable device
US6737726B2 (en) 2000-12-08 2004-05-18 Micron Technology, Inc. Resistance variable device, analog memory device, and programmable memory cell
US6638820B2 (en) 2001-02-08 2003-10-28 Micron Technology, Inc. Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices
US7030410B2 (en) 2001-02-08 2006-04-18 Micron Technology, Inc. Resistance variable device
US6710423B2 (en) 2001-03-01 2004-03-23 Micron Technology, Inc. Chalcogenide comprising device
US6727192B2 (en) 2001-03-01 2004-04-27 Micron Technology, Inc. Methods of metal doping a chalcogenide material
US7199444B2 (en) 2001-03-01 2007-04-03 Micron Technology, Inc. Memory device, programmable resistance memory cell and memory array
US6949402B2 (en) 2001-03-01 2005-09-27 Micron Technology, Inc. Method of forming a non-volatile resistance variable device
US6709887B2 (en) * 2001-03-01 2004-03-23 Micron Technology, Inc. Method of forming a chalcogenide comprising device
US7022555B2 (en) 2001-03-01 2006-04-04 Micron Technology, Inc. Methods of forming a semiconductor memory device
US6818481B2 (en) 2001-03-07 2004-11-16 Micron Technology, Inc. Method to manufacture a buried electrode PCRAM cell
US7528401B2 (en) 2001-03-15 2009-05-05 Micron Technology, Inc. Agglomeration elimination for metal sputter deposition of chalcogenides
US6878569B2 (en) 2001-03-15 2005-04-12 Micron Technology, Inc. Agglomeration elimination for metal sputter deposition of chalcogenides
US6974965B2 (en) 2001-03-15 2005-12-13 Micron Technology, Inc. Agglomeration elimination for metal sputter deposition of chalcogenides
US6734455B2 (en) 2001-03-15 2004-05-11 Micron Technology, Inc. Agglomeration elimination for metal sputter deposition of chalcogenides
US6949453B2 (en) 2001-03-15 2005-09-27 Micron Technology, Inc. Agglomeration elimination for metal sputter deposition of chalcogenides
US7102150B2 (en) 2001-05-11 2006-09-05 Harshfield Steven T PCRAM memory cell and method of making same
US7235419B2 (en) 2001-05-11 2007-06-26 Micron Technology, Inc. Method of making a memory cell
US7071021B2 (en) 2001-05-11 2006-07-04 Micron Technology, Inc. PCRAM memory cell and method of making same
US6951805B2 (en) 2001-08-01 2005-10-04 Micron Technology, Inc. Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry
US6894304B2 (en) 2001-08-27 2005-05-17 Micron Technology, Inc. Apparatus and method for dual cell common electrode PCRAM memory device
US6737312B2 (en) 2001-08-27 2004-05-18 Micron Technology, Inc. Method of fabricating dual PCRAM cells sharing a common electrode
US6998697B2 (en) 2001-08-29 2006-02-14 Micron Technology, Inc. Non-volatile resistance variable devices
US7348205B2 (en) 2001-08-29 2008-03-25 Micron Technology, Inc. Method of forming resistance variable devices
US7396699B2 (en) 2001-08-29 2008-07-08 Micron Technology, Inc. Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry
US6881623B2 (en) 2001-08-29 2005-04-19 Micron Technology, Inc. Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device
US6646902B2 (en) 2001-08-30 2003-11-11 Micron Technology, Inc. Method of retaining memory state in a programmable conductor RAM
US6888155B2 (en) 2001-08-30 2005-05-03 Micron Technology, Inc. Stoichiometry for chalcogenide glasses useful for memory devices and method of formation
WO2003032392A3 (fr) * 2001-10-09 2003-11-20 Axon Technologies Corp Dispositif, structure et systeme microelectroniques programmables, et leur procede de formation
US7115992B2 (en) 2001-11-19 2006-10-03 Micron Technology, Inc. Electrode structure for use in an integrated circuit
US7115504B2 (en) 2001-11-19 2006-10-03 Micron Technology, Inc. Method of forming electrode structure for use in an integrated circuit
US7332401B2 (en) 2001-11-19 2008-02-19 Micron Technology, Ing. Method of fabricating an electrode structure for use in an integrated circuit
US7002833B2 (en) 2001-11-20 2006-02-21 Micron Technology, Inc. Complementary bit resistance memory sensor and method of operation
US7242603B2 (en) 2001-11-20 2007-07-10 Micron Technology, Inc. Method of operating a complementary bit resistance memory sensor
US7366003B2 (en) 2001-11-20 2008-04-29 Micron Technology, Inc. Method of operating a complementary bit resistance memory sensor and method of operation
US6873538B2 (en) 2001-12-20 2005-03-29 Micron Technology, Inc. Programmable conductor random access memory and a method for writing thereto
US6882578B2 (en) 2002-01-04 2005-04-19 Micron Technology, Inc. PCRAM rewrite prevention
US7224632B2 (en) 2002-01-04 2007-05-29 Micron Technology, Inc. Rewrite prevention in a variable resistance memory
US6909656B2 (en) 2002-01-04 2005-06-21 Micron Technology, Inc. PCRAM rewrite prevention
US6812087B2 (en) 2002-01-31 2004-11-02 Micron Technology, Inc. Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures
US6867064B2 (en) 2002-02-15 2005-03-15 Micron Technology, Inc. Method to alter chalcogenide glass for improved switching characteristics
US6954385B2 (en) 2002-02-19 2005-10-11 Micron Technology, Inc. Method and apparatus for sensing resistive memory state
US7202520B2 (en) 2002-02-20 2007-04-10 Micron Technology, Inc. Multiple data state memory cell
US7151273B2 (en) 2002-02-20 2006-12-19 Micron Technology, Inc. Silver-selenide/chalcogenide glass stack for resistance variable memory
US7087919B2 (en) 2002-02-20 2006-08-08 Micron Technology, Inc. Layered resistance variable memory device and method of fabrication
WO2003073428A1 (fr) * 2002-02-20 2003-09-04 Micron Technology, Inc. Cellule de memoire a etats de donnees multiples
US8080816B2 (en) 2002-02-20 2011-12-20 Micron Technology, Inc. Silver-selenide/chalcogenide glass stack for resistance variable memory
US6908808B2 (en) 2002-02-20 2005-06-21 Micron Technology, Inc. Method of forming and storing data in a multiple state memory cell
US7498231B2 (en) 2002-02-20 2009-03-03 Micron Technology, Inc. Multiple data state memory cell
US6891749B2 (en) 2002-02-20 2005-05-10 Micron Technology, Inc. Resistance variable ‘on ’ memory
US8466445B2 (en) 2002-02-20 2013-06-18 Micron Technology, Inc. Silver-selenide/chalcogenide glass stack for resistance variable memory and manufacturing method thereof
US6847535B2 (en) 2002-02-20 2005-01-25 Micron Technology, Inc. Removable programmable conductor memory card and associated read/write device and method of operation
US7646007B2 (en) 2002-02-20 2010-01-12 Micron Technology, Inc. Silver-selenide/chalcogenide glass stack for resistance variable memory
US6937528B2 (en) 2002-03-05 2005-08-30 Micron Technology, Inc. Variable resistance memory and method for sensing same
US6849868B2 (en) 2002-03-14 2005-02-01 Micron Technology, Inc. Methods and apparatus for resistance variable material cells
US7030405B2 (en) 2002-03-14 2006-04-18 Micron Technology, Inc. Method and apparatus for resistance variable material cells
CN100514695C (zh) * 2002-03-15 2009-07-15 阿克松技术公司 微电子可编程构件
WO2003079463A3 (fr) * 2002-03-15 2004-07-01 Axon Technologies Corp Structure programmable, reseau comprenant cette structure et procedes de production de celle-ci
US6751114B2 (en) 2002-03-28 2004-06-15 Micron Technology, Inc. Method for programming a memory cell
US7547905B2 (en) 2002-04-10 2009-06-16 Micron Technology, Inc. Programmable conductor memory cell structure and method therefor
US6855975B2 (en) 2002-04-10 2005-02-15 Micron Technology, Inc. Thin film diode integrated with chalcogenide memory cell
US6838307B2 (en) 2002-04-10 2005-01-04 Micron Technology, Inc. Programmable conductor memory cell structure and method therefor
US7479650B2 (en) 2002-04-10 2009-01-20 Micron Technology, Inc. Method of manufacture of programmable conductor memory
US7132675B2 (en) 2002-04-10 2006-11-07 Micron Technology, Inc. Programmable conductor memory cell structure and method therefor
US6858482B2 (en) 2002-04-10 2005-02-22 Micron Technology, Inc. Method of manufacture of programmable switching circuits and memory cells employing a glass layer
US7112484B2 (en) 2002-04-10 2006-09-26 Micron Technology, Inc. Thin film diode integrated with chalcogenide memory cell
US6874335B2 (en) 2002-04-12 2005-04-05 Micron Technology, Inc. Large scale synthesis of germanium selenide glass and germanium selenide glass compounds
US6825135B2 (en) 2002-06-06 2004-11-30 Micron Technology, Inc. Elimination of dendrite formation during metal/chalcogenide glass deposition
US7446393B2 (en) 2002-06-06 2008-11-04 Micron Technology, Inc. Co-sputter deposition of metal-doped chalcogenides
US6858465B2 (en) 2002-06-06 2005-02-22 Micron Technology, Inc. Elimination of dendrite formation during metal/chalcogenide glass deposition
US7202104B2 (en) 2002-06-06 2007-04-10 Micron Technology, Inc. Co-sputter deposition of metal-doped chalcogenides
US6890790B2 (en) 2002-06-06 2005-05-10 Micron Technology, Inc. Co-sputter deposition of metal-doped chalcogenides
US7387909B2 (en) 2002-07-10 2008-06-17 Micron Technology, Inc. Methods of forming assemblies displaying differential negative resistance
US7015494B2 (en) 2002-07-10 2006-03-21 Micron Technology, Inc. Assemblies displaying differential negative resistance
US7209378B2 (en) 2002-08-08 2007-04-24 Micron Technology, Inc. Columnar 1T-N memory cell structure
US7550818B2 (en) 2002-08-22 2009-06-23 Micron Technology, Inc. Method of manufacture of a PCRAM memory cell
US7459764B2 (en) 2002-08-22 2008-12-02 Micron Technology, Inc. Method of manufacture of a PCRAM memory cell
US7018863B2 (en) 2002-08-22 2006-03-28 Micron Technology, Inc. Method of manufacture of a resistance variable memory cell
US7049009B2 (en) 2002-08-29 2006-05-23 Micron Technology, Inc. Silver selenide film stoichiometry and morphology control in sputter deposition
US7223627B2 (en) 2002-08-29 2007-05-29 Micron Technology, Inc. Memory element and its method of formation
US6953720B2 (en) 2002-08-29 2005-10-11 Micron Technology, Inc. Methods for forming chalcogenide glass-based memory elements
US7163837B2 (en) 2002-08-29 2007-01-16 Micron Technology, Inc. Method of forming a resistance variable memory element
US6867114B2 (en) 2002-08-29 2005-03-15 Micron Technology Inc. Methods to form a memory cell with metal-rich metal chalcogenide
US7364644B2 (en) 2002-08-29 2008-04-29 Micron Technology, Inc. Silver selenide film stoichiometry and morphology control in sputter deposition
US6856002B2 (en) 2002-08-29 2005-02-15 Micron Technology, Inc. Graded GexSe100-x concentration in PCRAM
US7087454B2 (en) 2002-08-29 2006-08-08 Micron Technology, Inc. Fabrication of single polarity programmable resistance structure
US7056762B2 (en) 2002-08-29 2006-06-06 Micron Technology, Inc. Methods to form a memory cell with metal-rich metal chalcogenide
US6867996B2 (en) 2002-08-29 2005-03-15 Micron Technology, Inc. Single-polarity programmable resistance-variable memory element
US7094700B2 (en) 2002-08-29 2006-08-22 Micron Technology, Inc. Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes
US7564731B2 (en) 2002-08-29 2009-07-21 Micron Technology, Inc. Software refreshed memory device and method
US6864521B2 (en) 2002-08-29 2005-03-08 Micron Technology, Inc. Method to control silver concentration in a resistance variable memory element
US7294527B2 (en) 2002-08-29 2007-11-13 Micron Technology Inc. Method of forming a memory cell
US7010644B2 (en) 2002-08-29 2006-03-07 Micron Technology, Inc. Software refreshed memory device and method
US9552986B2 (en) 2002-08-29 2017-01-24 Micron Technology, Inc. Forming a memory device using sputtering to deposit silver-selenide film
US6831019B1 (en) 2002-08-29 2004-12-14 Micron Technology, Inc. Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes
US7518212B2 (en) 2002-08-29 2009-04-14 Micron Technology, Inc. Graded GexSe100-x concentration in PCRAM
US7307908B2 (en) 2002-08-29 2007-12-11 Micron Technology, Inc. Software refreshed memory device and method
US7315465B2 (en) 2003-03-12 2008-01-01 Micro Technology, Inc. Methods of operating and forming chalcogenide glass constant current devices
US7542319B2 (en) 2003-03-12 2009-06-02 Micron Technology, Inc. Chalcogenide glass constant current device, and its method of fabrication and operation
KR100721778B1 (ko) * 2003-03-12 2007-05-25 마이크론 테크놀로지, 인크 칼코겐화물 유리 정전류 장치 및, 그의 제조 및 동작 방법
US7410863B2 (en) 2003-03-14 2008-08-12 Micron Technology, Inc. Methods of forming and using memory cell structures
US7126179B2 (en) 2003-03-14 2006-10-24 Micron Technology, Inc. Memory cell intermediate structure
US7022579B2 (en) 2003-03-14 2006-04-04 Micron Technology, Inc. Method for filling via with metal
US7329558B2 (en) 2003-04-10 2008-02-12 Micron Technology, Inc. Differential negative resistance memory
US7050327B2 (en) 2003-04-10 2006-05-23 Micron Technology, Inc. Differential negative resistance memory
US6930909B2 (en) 2003-06-25 2005-08-16 Micron Technology, Inc. Memory device and methods of controlling resistance variation and resistance profile drift
US7385868B2 (en) 2003-07-08 2008-06-10 Micron Technology, Inc. Method of refreshing a PCRAM memory device
US6961277B2 (en) 2003-07-08 2005-11-01 Micron Technology, Inc. Method of refreshing a PCRAM memory device
US7061004B2 (en) 2003-07-21 2006-06-13 Micron Technology, Inc. Resistance variable memory elements and methods of formation
US7276722B2 (en) 2003-09-17 2007-10-02 Micron Technology, Inc. Non-volatile memory structure
US6946347B2 (en) 2003-09-17 2005-09-20 Micron Technology, Inc. Non-volatile memory structure
US7491963B2 (en) 2003-09-17 2009-02-17 Micron Technology, Inc. Non-volatile memory structure
US6903361B2 (en) 2003-09-17 2005-06-07 Micron Technology, Inc. Non-volatile memory structure
US7139188B2 (en) 2003-12-03 2006-11-21 Micron Technology, Inc. Memory architecture and method of manufacture and operation thereof
US7411812B2 (en) 2003-12-03 2008-08-12 Micron Technology, Inc. Memory architecture and method of manufacture and operation thereof
US7489551B2 (en) 2003-12-03 2009-02-10 Micron Technology, Inc. Memory architecture and method of manufacture and operation thereof
US7382646B2 (en) 2003-12-03 2008-06-03 Micron Technology, Inc. Memory architecture containing a high density memory array of semi-volatile or non-volatile memory elements
US7459336B2 (en) 2004-03-10 2008-12-02 Micron Technology, Inc. Method of forming a chalcogenide material containing device
US7098068B2 (en) 2004-03-10 2006-08-29 Micron Technology, Inc. Method of forming a chalcogenide material containing device
US7348209B2 (en) 2004-07-19 2008-03-25 Micron Technology, Inc. Resistance variable memory device and method of fabrication
US7282783B2 (en) 2004-07-19 2007-10-16 Micron Technology, Inc. Resistance variable memory device and method of fabrication
US7190048B2 (en) 2004-07-19 2007-03-13 Micron Technology, Inc. Resistance variable memory device and method of fabrication
US7326950B2 (en) 2004-07-19 2008-02-05 Micron Technology, Inc. Memory device with switching glass layer
US7354793B2 (en) 2004-08-12 2008-04-08 Micron Technology, Inc. Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element
US8895401B2 (en) 2004-08-12 2014-11-25 Micron Technology, Inc. Method of forming a memory device incorporating a resistance variable chalcogenide element
US7586777B2 (en) 2004-08-12 2009-09-08 Micron Technology, Inc. Resistance variable memory with temperature tolerant materials
US7365411B2 (en) 2004-08-12 2008-04-29 Micron Technology, Inc. Resistance variable memory with temperature tolerant materials
DE102004040752A1 (de) * 2004-08-23 2006-03-02 Infineon Technologies Ag Integrierte Speicheranordnung auf der Basis resistiver Speicherzellen und Herstellungsverfahren dafür
US7190608B2 (en) 2004-09-01 2007-03-13 Micron Technology, Inc. Sensing of resistance variable memory devices
US7151688B2 (en) 2004-09-01 2006-12-19 Micron Technology, Inc. Sensing of resistance variable memory devices
WO2006034946A1 (fr) * 2004-09-27 2006-04-06 Infineon Technologies Ag Memoire a semi-conducteurs a connexion resistive
DE102004052645A1 (de) * 2004-10-29 2006-05-04 Infineon Technologies Ag Speicherzelle und Verfahren zu deren Herstellung
DE102004052647B4 (de) * 2004-10-29 2009-01-02 Qimonda Ag Methode zur Verbesserung der thermischen Eigenschaften von Halbleiter-Speicherzellen im Herstellungsverfahren und nichtflüchtige, resistiv schaltende Speicherzelle
US7483293B2 (en) 2004-10-29 2009-01-27 Infineon Technologies Ag Method for improving the thermal characteristics of semiconductor memory cells
DE102004052647A1 (de) * 2004-10-29 2006-07-20 Infineon Technologies Ag Methode zur Verbesserung der thermischen Eigenschaften von Halbleiter-Speicherzellen
US7374174B2 (en) 2004-12-22 2008-05-20 Micron Technology, Inc. Small electrode for resistance variable devices
US7317200B2 (en) 2005-02-23 2008-01-08 Micron Technology, Inc. SnSe-based limited reprogrammable cell
US7427770B2 (en) 2005-04-22 2008-09-23 Micron Technology, Inc. Memory array for increased bit density
US7269044B2 (en) 2005-04-22 2007-09-11 Micron Technology, Inc. Method and apparatus for accessing a memory array
US7366045B2 (en) 2005-05-16 2008-04-29 Micron Technology, Inc. Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US7269079B2 (en) 2005-05-16 2007-09-11 Micron Technology, Inc. Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US7551509B2 (en) 2005-05-16 2009-06-23 Micron Technology, Inc. Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US7643333B2 (en) 2005-07-08 2010-01-05 Micron Technology, Inc. Process for erasing chalcogenide variable resistance memory bits
US7233520B2 (en) 2005-07-08 2007-06-19 Micron Technology, Inc. Process for erasing chalcogenide variable resistance memory bits
US7274034B2 (en) 2005-08-01 2007-09-25 Micron Technology, Inc. Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US7433227B2 (en) 2005-08-01 2008-10-07 Micron Technolohy, Inc. Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US7332735B2 (en) 2005-08-02 2008-02-19 Micron Technology, Inc. Phase change memory cell and method of formation
US7317567B2 (en) 2005-08-02 2008-01-08 Micron Technology, Inc. Method and apparatus for providing color changing thin film material
US7579615B2 (en) 2005-08-09 2009-08-25 Micron Technology, Inc. Access transistor for memory device
US7304368B2 (en) 2005-08-11 2007-12-04 Micron Technology, Inc. Chalcogenide-based electrokinetic memory element and method of forming the same
US7251154B2 (en) 2005-08-15 2007-07-31 Micron Technology, Inc. Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US7277313B2 (en) 2005-08-31 2007-10-02 Micron Technology, Inc. Resistance variable memory element with threshold device and method of forming the same
US7289349B2 (en) 2005-08-31 2007-10-30 Micron Technology, Inc. Resistance variable memory element with threshold device and method of forming the same
JP5365829B2 (ja) * 2005-12-15 2013-12-11 日本電気株式会社 スイッチング素子およびその製造方法
US9000506B2 (en) 2010-11-19 2015-04-07 Panasonic Intellectual Property Management Co., Ltd. Variable resistance nonvolatile memory element and method for manufacturing the same
US9978940B2 (en) 2014-04-30 2018-05-22 Provenance Asset Group Llc Memristor and method of production thereof
US10710070B2 (en) 2015-11-24 2020-07-14 Arizona Board Of Regents On Behalf Of Arizona State University Low-voltage microfluidic valve device and system for regulating the flow of fluid
US11592016B2 (en) 2015-11-24 2023-02-28 Arizona Board Of Regents On Behalf Of Arizona State University Low-voltage microfluidic valve device and system for regulating the flow of fluid
US11127694B2 (en) 2017-03-23 2021-09-21 Arizona Board Of Regents On Behalf Of Arizona State University Physical unclonable functions with copper-silicon oxide programmable metallization cells
US11869852B2 (en) 2017-03-23 2024-01-09 Arizona Board Of Regents On Behalf Of Arizona State University Physical unclonable functions with copper-silicon oxide programmable metallization cells
US10466969B2 (en) 2017-05-08 2019-11-05 Arizona Board Of Regents On Behalf Of Arizona State University Tunable true random number generator using programmable metallization cell(s)
US11244722B2 (en) 2019-09-20 2022-02-08 Arizona Board Of Regents On Behalf Of Arizona State University Programmable interposers for electrically connecting integrated circuits
US11935843B2 (en) 2019-12-09 2024-03-19 Arizona Board Of Regents On Behalf Of Arizona State University Physical unclonable functions with silicon-rich dielectric devices
US12527236B2 (en) 2020-04-30 2026-01-13 Arizona Board Of Regents On Behalf Of Arizona State University Lateral programmable metallization cell devices

Also Published As

Publication number Publication date
AU2001288971A1 (en) 2002-03-22

Similar Documents

Publication Publication Date Title
US6635914B2 (en) Microelectronic programmable device and methods of forming and programming the same
US7675766B2 (en) Microelectric programmable device and methods of forming and programming the same
US6825489B2 (en) Microelectronic device, structure, and system, including a memory structure having a variable programmable property and method of forming the same
WO2002021542A1 (fr) Dispositif micro-electronique programmable et ses procedes de realisation et de programmation
US6985378B2 (en) Programmable microelectronic device, structure, and system and method of forming the same
US7385219B2 (en) Optimized solid electrolyte for programmable metallization cell devices and structures
AU763809B2 (en) Programmable microelectronic devices and methods of forming and programming same
US7372065B2 (en) Programmable metallization cell structures including an oxide electrolyte, devices including the structure and method of forming same
US6927411B2 (en) Programmable structure, an array including the structure, and methods of forming the same
US7728322B2 (en) Programmable metallization cell structures including an oxide electrolyte, devices including the structure and method of forming same
US8218350B2 (en) Programmable metallization cell structure including an integrated diode, device including the structure, and method of forming same
US6940745B2 (en) Programmable microelectronic devices and methods of forming and programming same
US8134140B2 (en) Programmable metallization cell structure including an integrated diode, device including the structure, and method of forming same
WO2002082452A2 (fr) Dispositif systeme et structure micro-electroniques comprenant une structure memoire ayant une propriete programmable variable et son procede de fabrication

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: COMMUNICATION PURSUANT TO RULE 69(1) EPC

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP