[go: up one dir, main page]

WO2002017595A3 - Global network computers - Google Patents

Global network computers Download PDF

Info

Publication number
WO2002017595A3
WO2002017595A3 PCT/US2001/041849 US0141849W WO0217595A3 WO 2002017595 A3 WO2002017595 A3 WO 2002017595A3 US 0141849 W US0141849 W US 0141849W WO 0217595 A3 WO0217595 A3 WO 0217595A3
Authority
WO
WIPO (PCT)
Prior art keywords
personal computer
global network
network computers
network
computers
Prior art date
Application number
PCT/US2001/041849
Other languages
French (fr)
Other versions
WO2002017595A2 (en
Inventor
Frampton E Ellis Iii
Original Assignee
Frampton E Ellis Iii
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Frampton E Ellis Iii filed Critical Frampton E Ellis Iii
Priority to AU2001293215A priority Critical patent/AU2001293215A1/en
Publication of WO2002017595A2 publication Critical patent/WO2002017595A2/en
Publication of WO2002017595A3 publication Critical patent/WO2002017595A3/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00Network architectures or network communication protocols for network security
    • H04L63/02Network architectures or network communication protocols for network security for separating internal from external traffic, e.g. firewalls
    • H04L63/0209Architectural arrangements, e.g. perimeter networks or demilitarized zones
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00Network arrangements or protocols for supporting network services or applications
    • H04L67/01Protocols
    • H04L67/10Protocols in which an application is distributed across nodes in the network
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/329Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the application layer [OSI layer 7]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer And Data Communications (AREA)

Abstract

An apparatus for a network of computers is presented. A plurality of inner firewalls operate within a personal computer. The personal computer operates in a network of computers and includes at least one microprocessor and at least two memory components. The plurality of inner firewalls deny access to a first memory component of the personal computer by another computer through a network connection with the personal computer during a shared operation. The plurality of inner firewalls also allow access to a second memory component of the personal computer by the other computer through the network connection with the personal computer during the shared operation.
PCT/US2001/041849 2000-08-25 2001-08-23 Global network computers WO2002017595A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001293215A AU2001293215A1 (en) 2000-08-25 2001-08-23 Global network computers

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US22766000P 2000-08-25 2000-08-25
US60/227,660 2000-08-25
US30882601P 2001-08-01 2001-08-01
US60/308,826 2001-08-01

Publications (2)

Publication Number Publication Date
WO2002017595A2 WO2002017595A2 (en) 2002-02-28
WO2002017595A3 true WO2002017595A3 (en) 2002-10-03

Family

ID=26921637

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/041849 WO2002017595A2 (en) 2000-08-25 2001-08-23 Global network computers

Country Status (2)

Country Link
AU (1) AU2001293215A1 (en)
WO (1) WO2002017595A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006505846A (en) * 2002-11-06 2006-02-16 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Storing BIOS in persistent system memory

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998026366A2 (en) * 1996-11-29 1998-06-18 Ellis Frampton E Iii Global network computers
WO1999032972A1 (en) * 1997-12-19 1999-07-01 Ellis Frampton E Iii Firewall security protection of parallel processing in a global computer networking environment

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998026366A2 (en) * 1996-11-29 1998-06-18 Ellis Frampton E Iii Global network computers
WO1999032972A1 (en) * 1997-12-19 1999-07-01 Ellis Frampton E Iii Firewall security protection of parallel processing in a global computer networking environment

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"Ein-Chip-Firewall: Der Sheriff kommt ins Haus", ELEKTRONIKNET, 31 March 1999 (1999-03-31), XP002164257 *

Also Published As

Publication number Publication date
WO2002017595A2 (en) 2002-02-28
AU2001293215A1 (en) 2002-03-04

Similar Documents

Publication Publication Date Title
WO2002073405A3 (en) Shared i/o in a partitioned processing environment
NZ518400A (en) Partitioned memory device having characteristics of different memory technologies
WO2005022301A3 (en) Memory reallocation and sharing in electronic systems
WO2003042834A3 (en) Memory adapted to provide dedicated and or shared memory to multiple processors and method therefor
AU2003222411A1 (en) Access to a wide memory
AU2002347376A1 (en) Hybrid search memory for network processor and computer systems
TW336365B (en) A computer telephone system
WO2001059673A3 (en) Method and system for accessing a remote storage area
WO2002088963A3 (en) Fabric device configuration interface
EP1280042A3 (en) Privacy of data on a computer platform
WO2003081476A3 (en) Method and data structure for a low memory overhead database
WO2003036485A3 (en) System and method for caching dram using an egress buffer
WO2006042115A3 (en) Method of providing storage to virtual computer cluster within shared computing environment
WO2004008817A3 (en) A multi-configuration processor-memory device
WO2007076340A3 (en) Methods and systems to restrict usage of a dma channel
GB2363258A (en) A cooling system for integrated circuit chips in portable computers
WO2007030211A3 (en) Method and apparatus for enforcing independence of processors on a single ic
BRPI0415551A (en) content distribution systems and processes
WO2002017595A3 (en) Global network computers
WO2002041597A3 (en) Use of internet web technology for wireless internet access
WO2003029943A3 (en) A method for sync-ahead on a dual mode high-power-low-power device and apparatus therefore
WO2001025886A3 (en) Power management method for a computer system having a hub interface architecture
CA2380445A1 (en) Portable data carrier and method for using the same in a plurality of applications
Dietz et al. Dry film photoresist processing technology
WO2001065356A3 (en) Entertainment apparatus, control method and computer program with kernel function realizing mechanism

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP