[go: up one dir, main page]

WO2002011368A3 - Pre-fetching and caching data in a communication processor's register set - Google Patents

Pre-fetching and caching data in a communication processor's register set Download PDF

Info

Publication number
WO2002011368A3
WO2002011368A3 PCT/US2001/041485 US0141485W WO0211368A3 WO 2002011368 A3 WO2002011368 A3 WO 2002011368A3 US 0141485 W US0141485 W US 0141485W WO 0211368 A3 WO0211368 A3 WO 0211368A3
Authority
WO
WIPO (PCT)
Prior art keywords
event
register set
core processor
processing
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2001/041485
Other languages
French (fr)
Other versions
WO2002011368A2 (en
Inventor
Duane E Galbi
Wilson P Ii Snyder
Daniel J Lussier
Joseph B Tompkins
Bruce G Burns
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Conexant Systems LLC
Original Assignee
Conexant Systems LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/640,258 external-priority patent/US6754223B1/en
Application filed by Conexant Systems LLC filed Critical Conexant Systems LLC
Priority to AU2001285384A priority Critical patent/AU2001285384A1/en
Publication of WO2002011368A2 publication Critical patent/WO2002011368A2/en
Publication of WO2002011368A3 publication Critical patent/WO2002011368A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)

Abstract

Circuitry (100) to free the core processor (104) from performing the explicit read operation required to read data into the internal register set. The processor's register set (603B) is expanded and a 'shadow register' set (603C) is provided. While the core processor (104) is processing one event the 'context' and 'data' and other associated information for the next event is loaded into the shadow register set (603C). When the core processor (104) finishes processing an event, the core processor (104) switches to the shadow register set (603C) and it can begin processing the next event immediately. With short service routines, there might not be time to fully pre-fetch the 'context' and 'data' associated with the next event before the current event ends. In this case, the core processor (104) still starts processing the next event and the pre-fetch continues during the event processing.
PCT/US2001/041485 2000-07-31 2001-07-31 Pre-fetching and caching data in a communication processor's register set Ceased WO2002011368A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001285384A AU2001285384A1 (en) 2000-07-31 2001-07-31 Enhancing performance by pre-fetching and caching data directly in a communication processor's register set

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
US22182100P 2000-07-31 2000-07-31
US60/221,821 2000-07-31
US09/640,258 US6754223B1 (en) 1999-08-17 2000-08-16 Integrated circuit that processes communication packets with co-processor circuitry to determine a prioritized processing order for a core processor
US09/640,231 US6804239B1 (en) 1999-08-17 2000-08-16 Integrated circuit that processes communication packets with co-processor circuitry to correlate a packet stream with context information
US09/639,915 US6888830B1 (en) 1999-08-17 2000-08-16 Integrated circuit that processes communication packets with scheduler circuitry that executes scheduling algorithms based on cached scheduling parameters
US09/639,915 2000-08-16
US09/640,231 2000-08-16
US09/640,258 2000-08-16

Publications (2)

Publication Number Publication Date
WO2002011368A2 WO2002011368A2 (en) 2002-02-07
WO2002011368A3 true WO2002011368A3 (en) 2002-06-06

Family

ID=27499249

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/041485 Ceased WO2002011368A2 (en) 2000-07-31 2001-07-31 Pre-fetching and caching data in a communication processor's register set

Country Status (2)

Country Link
AU (1) AU2001285384A1 (en)
WO (1) WO2002011368A2 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7023843B2 (en) * 2002-06-26 2006-04-04 Nokia Corporation Programmable scheduling for IP routers
GB0823702D0 (en) 2008-12-31 2009-02-04 St Microelectronics Res & Dev Processing packet streams
GB2466651A (en) * 2008-12-31 2010-07-07 St Microelectronics Security co-processor architecture for decrypting packet streams
US12282838B2 (en) 2018-05-04 2025-04-22 Apple Inc. Systems and methods for assigning tasks in a neural network processor
CN109300217B (en) * 2018-09-03 2021-03-12 深圳怡化电脑股份有限公司 Queuing and calling method, computer storage medium, queuing and calling server and system
CN114185513B (en) * 2022-02-17 2022-05-20 沐曦集成电路(上海)有限公司 Data caching device and chip
CN120602064B (en) * 2025-08-07 2025-10-28 苏州门海微电子科技有限公司 Method, device, system and equipment for synchronizing characteristic information of power communication signal frames

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5805927A (en) * 1994-01-28 1998-09-08 Apple Computer, Inc. Direct memory access channel architecture and method for reception of network information
US5920561A (en) * 1996-03-07 1999-07-06 Lsi Logic Corporation ATM communication system interconnect/termination unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5805927A (en) * 1994-01-28 1998-09-08 Apple Computer, Inc. Direct memory access channel architecture and method for reception of network information
US5920561A (en) * 1996-03-07 1999-07-06 Lsi Logic Corporation ATM communication system interconnect/termination unit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
LEE T A ET AL: "Low power data management architecture for wireless communications signal processing", VEHICULAR TECHNOLOGY CONFERENCE, 1998. VTC 98. 48TH IEEE OTTAWA, ONT., CANADA 18-21 MAY 1998, NEW YORK, NY, USA,IEEE, US, 18 May 1998 (1998-05-18), pages 625 - 629, XP010287765, ISBN: 0-7803-4320-4 *

Also Published As

Publication number Publication date
AU2001285384A1 (en) 2002-02-13
WO2002011368A2 (en) 2002-02-07

Similar Documents

Publication Publication Date Title
EP1380955A3 (en) System and method for tracking utilization data for an electronic device
EP0924863A3 (en) Viterbi decoding apparatus and viterbi decoding method
WO2002054230A8 (en) System and method for prefetching data into a cache based on miss distance
EP1852770A3 (en) Information processing apparatus, information storing medium and program thereof, and operating device for game machine
WO2003088646A3 (en) Apparatus and method for data caching to reduce channel change delay
EP1100001A3 (en) Storage system supporting file-level and block-level accesses
EP1118931A3 (en) Method of controlling portable personal device having facilities of storing and playing digital contents by computer and portable personal device operation method therefor
EP1256881A3 (en) Method and apparatus for write protecting a gaming storage medium
WO1998052153A3 (en) Ic card with shell feature
WO2001057642A3 (en) Data store bandwidth accelerator
WO2001084374A3 (en) Information access method
WO2002019626A3 (en) Wireless intelligent personal server
WO2001086447A3 (en) Performance monitor system and method suitable for use in an integrated circuit
CA2260308A1 (en) High performance speculative misaligned load operations
WO1999035778A3 (en) Low level content filtering
WO2002069503A3 (en) Space-efficient turbo decoder
WO2002011368A3 (en) Pre-fetching and caching data in a communication processor's register set
WO2005013039A3 (en) Prefetch control in a data processing system
WO2002014993A3 (en) Efficient clock start and stop apparatus for clock forwarded sytem i/o
TW348234B (en) A data processing system having a self-aligning stack pointer and method therefor
WO2001059607A3 (en) Entertainment file and related information integration method, apparatus and system
WO2001075815A3 (en) Card terminal and method for operating a card terminal
WO2001067804A3 (en) Architecture for an access device
WO2000033179A3 (en) Method for fetching instructions having a non-power of two size
KR910005155A (en) Microprocessor

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP