[go: up one dir, main page]

WO2002082248A3 - Integrierte schaltung mit geringem energieverbrauch in einem stromsparmodus - Google Patents

Integrierte schaltung mit geringem energieverbrauch in einem stromsparmodus Download PDF

Info

Publication number
WO2002082248A3
WO2002082248A3 PCT/DE2002/000821 DE0200821W WO02082248A3 WO 2002082248 A3 WO2002082248 A3 WO 2002082248A3 DE 0200821 W DE0200821 W DE 0200821W WO 02082248 A3 WO02082248 A3 WO 02082248A3
Authority
WO
WIPO (PCT)
Prior art keywords
integrated circuit
power saving
saving mode
energy consumption
low energy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/DE2002/000821
Other languages
English (en)
French (fr)
Other versions
WO2002082248A2 (de
Inventor
Uwe Weder
Holger Sedlak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of WO2002082248A2 publication Critical patent/WO2002082248A2/de
Publication of WO2002082248A3 publication Critical patent/WO2002082248A3/de
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3243—Power saving in microcontroller unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Dc-Dc Converters (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)

Abstract

Die Erfindung schlägt eine integrierte Schaltung mit zumindest einem zwischen einem Versorgungspotential-Anschluß und einem Bezugspotentialanschluß verschalteten Spannungsregler vor, die weiterhin zumindest eine Speicher und/oder Logik enthaltende Nutzschaltung aufweist, deren Versorgungspotential-Eingang mit einem Ausgang des Spannungsreglers gekoppelt ist. Erfindungsgemäß ist in einem Stromsparmodus der Spannungsregler über eine erste Schaltvorrichtung abschaltbar. Der Versorgungspotential-Eingang der Nutzschaltung wird dann über eine Diodenschaltung mit dem Versorgungspotential-Anschluß verbunden.
PCT/DE2002/000821 2001-04-04 2002-03-07 Integrierte schaltung mit geringem energieverbrauch in einem stromsparmodus Ceased WO2002082248A2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10116871A DE10116871A1 (de) 2001-04-04 2001-04-04 Integrierte Schaltung mit geringem Energieverbrauch in einem Stromsparmodus
DE10116871.3 2001-04-04

Publications (2)

Publication Number Publication Date
WO2002082248A2 WO2002082248A2 (de) 2002-10-17
WO2002082248A3 true WO2002082248A3 (de) 2003-07-31

Family

ID=7680419

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2002/000821 Ceased WO2002082248A2 (de) 2001-04-04 2002-03-07 Integrierte schaltung mit geringem energieverbrauch in einem stromsparmodus

Country Status (2)

Country Link
DE (1) DE10116871A1 (de)
WO (1) WO2002082248A2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6897572B2 (en) * 2003-02-21 2005-05-24 Spreadtrum Communications Corporation Power ring architecture for embedded low drop off voltage regulators
US7454634B1 (en) 2003-08-28 2008-11-18 Marvell International Ltd. Power savings apparatus and method for wireless network devices
US7457271B2 (en) 2003-09-19 2008-11-25 Marvell International Ltd. Wireless local area network ad-hoc mode for reducing power consumption
US7881755B1 (en) 2005-05-26 2011-02-01 Marvell International Ltd. Wireless LAN power savings
DE102005037872A1 (de) * 2005-08-10 2007-02-15 Siemens Ag Spannungsregleranordnung mit geringem Ruhestrom
DE102006005779B3 (de) * 2006-02-03 2007-08-30 Atmel Germany Gmbh Integrierte Schaltung und Betriebsverfahren hierfür
DE102006035075A1 (de) 2006-07-28 2008-01-31 Infineon Technologies Ag Schaltungsanordnung mit einer Umschaltvorrichtung und Verfahren zum Betreiben einer Schaltungsanordnung
US7971086B2 (en) * 2007-02-06 2011-06-28 D. S. P. Group Ltd. Integrated waking/while-awake power management system with breaking distance timer for high wake-up latency portion of hardware
DE102012107028B3 (de) * 2012-08-01 2013-11-07 Infineon Technologies Ag Schaltungsanordnung
EP3598078B1 (de) 2018-07-20 2021-05-12 VEGA Grieshaber KG Batteriebetriebenes feldgerät mit zeitinformationsübermittlung
EP3598082A1 (de) 2018-07-20 2020-01-22 VEGA Grieshaber KG Messgerät mit nahfeldinteraktionseinrichtung

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2900631B1 (de) * 1979-01-09 1980-07-24 Siemens Ag Sicherheits-Ausgabeschaltung
GB2065942A (en) * 1979-12-19 1981-07-01 Merloni Elettrodomestici Spa Data Retention System
DE3234004A1 (de) * 1982-09-14 1984-03-15 Christoph Emmerich GmbH & Co KG, 6000 Frankfurt Speicherbaustein fuer mikroprozessoren
US5811861A (en) * 1996-01-19 1998-09-22 Fujitsu Limited Semiconductor device having a power supply voltage step-down circuit
EP0911719A2 (de) * 1997-09-29 1999-04-28 Mitsubishi Denki Kabushiki Kaisha Schaltvorrichtung für Stromversorgung mit geringem Energieverbrauch
US6177783B1 (en) * 1999-09-13 2001-01-23 Adc Telecommunications, Inc. Current balancing for voltage regulator having inputs from multiple power supplies

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2900631B1 (de) * 1979-01-09 1980-07-24 Siemens Ag Sicherheits-Ausgabeschaltung
GB2065942A (en) * 1979-12-19 1981-07-01 Merloni Elettrodomestici Spa Data Retention System
DE3234004A1 (de) * 1982-09-14 1984-03-15 Christoph Emmerich GmbH & Co KG, 6000 Frankfurt Speicherbaustein fuer mikroprozessoren
US5811861A (en) * 1996-01-19 1998-09-22 Fujitsu Limited Semiconductor device having a power supply voltage step-down circuit
EP0911719A2 (de) * 1997-09-29 1999-04-28 Mitsubishi Denki Kabushiki Kaisha Schaltvorrichtung für Stromversorgung mit geringem Energieverbrauch
US6177783B1 (en) * 1999-09-13 2001-01-23 Adc Telecommunications, Inc. Current balancing for voltage regulator having inputs from multiple power supplies

Also Published As

Publication number Publication date
WO2002082248A2 (de) 2002-10-17
DE10116871A1 (de) 2002-11-07

Similar Documents

Publication Publication Date Title
ATE325462T1 (de) Schaltnetzteil
TW200511698A (en) Power supply having efficient low power standby mode
TW200721645A (en) High power adapter with low standby loss
EP0739097A3 (de) MOSFET Schaltung und ihre Anwendung in einer CMOS Logikschaltung
TW200503395A (en) Power supply device
TW200737664A (en) Charge pump circuit and semiconductor device having the same
EP1195902A3 (de) Integrierte Halbleiterschaltung mit reduziertem Leckstrom
GB0109971D0 (en) Electronic logic driver circuit utilizing mutual induction between coupled inductors to drive capacitive loads with low power consumption
TW200518459A (en) Level shifter
WO2002082248A3 (de) Integrierte schaltung mit geringem energieverbrauch in einem stromsparmodus
TW200501531A (en) On chip power supply
WO2002071591A3 (en) Asymmetric multi-converter power supply
EP1649599A4 (de) Leistungsschalter auf der hohen seite mit ladungspumpe und bootstrap-kondensator
WO2004019483A3 (en) Providing dc isolation in switching amplifiers
TW200609716A (en) Power-on reset circuit
TW200610268A (en) Level shifter and method thereof
WO2003102750A3 (en) Clock power reduction technique using multilevel voltage input clock driver
TW200520386A (en) Input stage for mixed-voltage-tolerant buffer without leakage issue
TW200627449A (en) Memory device
EP1130778A3 (de) Halbleiterregisterelement
WO2002060061A3 (en) Domino logic with self-timed precharge
ATE220259T1 (de) Energieversorgungseinrichtung und schaltungsanordnung mit dieser energieversorgungseinrichtung
WO2003059024A3 (en) Circuits with improved power supply rejection
WO2002029972A3 (en) Buffers with reduced voltage input/output signals
US7345524B2 (en) Integrated circuit with low power consumption and high operation speed

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT DE FR GB IT

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP