[go: up one dir, main page]

WO2002080276A1 - Production method for simox substrate and simox substrate - Google Patents

Production method for simox substrate and simox substrate Download PDF

Info

Publication number
WO2002080276A1
WO2002080276A1 PCT/JP2002/003127 JP0203127W WO02080276A1 WO 2002080276 A1 WO2002080276 A1 WO 2002080276A1 JP 0203127 W JP0203127 W JP 0203127W WO 02080276 A1 WO02080276 A1 WO 02080276A1
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
ion implantation
heat treatment
oxide layer
buried oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2002/003127
Other languages
French (fr)
Japanese (ja)
Inventor
Atsuki Matsumura
Keisuke Kawamura
Yoichi Nagatake
Seiji Takayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Steel Corp
Original Assignee
Nippon Steel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Steel Corp filed Critical Nippon Steel Corp
Priority to EP02707233A priority Critical patent/EP1376699B1/en
Priority to KR1020037012632A priority patent/KR100664000B1/en
Priority to US10/473,692 priority patent/US7067402B2/en
Publication of WO2002080276A1 publication Critical patent/WO2002080276A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10P90/1908
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76243Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
    • H10W10/181

Definitions

  • the present invention relates to an S0I substrate in which a buried oxide layer is disposed near the surface of a silicon substrate, and a surface single-crystal silicon layer (hereinafter referred to as a SOI (Silicon-on-insulator) layer) is formed thereon.
  • SOI Silicon-on-insulator
  • a SIMOX (Separation by IMplanted OXygen) substrate and a bonded wafer are mainly known.
  • oxygen ions are implanted into the single-crystal silicon substrate by ion implantation, and the oxygen ions and silicon atoms are chemically reacted by a subsequent annealing process to form a buried oxide layer (hereinafter referred to as BOX ( This is an S0I substrate obtained by forming a (buried oxide) layer).
  • BOX This is an S0I substrate obtained by forming a (buried oxide) layer).
  • a bonded wafer is an S0I substrate obtained by bonding two single-crystal silicon wafers with an oxide layer interposed therebetween and thinning one of the two wafers.
  • the MOSFET Metal-oxide-semiconductor field effect transisitor formed on the S0I layer of the S0I substrate has high radiation qualities, latch-up resistance, and high reliability. Short-channel effects due to miniaturization of devices are suppressed, and low power consumption operation becomes possible. Also, since the device operation area is capacitively insulated from the substrate itself, the signal transmission speed is improved, and high-speed operation of the device can be realized. For these reasons, S0I substrates are used for next-generation M0S-LSIs. Is expected as a high-performance semiconductor substrate.
  • SIM0X wafers have the feature of particularly excellent thickness uniformity of the S0I layer.
  • a SOI layer with a thickness of 0.4 ⁇ m or less can be formed as an SOI layer, and an S0I layer with a thickness of about ⁇ . ⁇ or less can be well controlled.
  • an S0I layer with a thickness of 0.1 / zm or less is often applied to the formation of a fully depleted M0S-LSI, in which case the thickness of the S0I layer itself is proportional to the threshold voltage of the M0SFET operation. Therefore, the uniformity of the thickness of the S0I layer is an important quality for fabricating devices with uniform performance with high yield. From this point of view, SIM0X wafers with excellent S0I layer thickness uniformity are expected as substrates for next-generation M0SFETs.
  • the M0S-LSI fabricated on the S0I substrate has a device formation area that is electrically insulated from the substrate body through the BOX layer, which is an insulator.
  • Immunity Excellent characteristics such as improved latch-up immunity, low power consumption operation, and ultra-high speed operation can be realized. Therefore, the BOX layer is required to have more complete electrical insulation. Specifically, it is required that the BOX layer has as few leak defects (hereinafter referred to as pinhole defects) as much as possible and has a breakdown voltage closer to that of the thermal oxide layer.
  • the SIMOX substrate fabricated using the former oxygen ion implantation region is a high dose SIM0X substrate, and the latter fabricated using the oxygen ion implantation region is a low dose SIM0X substrate. is called.
  • the high-dose SIM0X substrate and the low-dose SIM0X substrate have their own characteristics, and they are used according to the characteristics.
  • the low-dose SI M0X substrate is expected to be a technology that can reduce the threading dislocation density of the S0I layer and achieve low cost because the oxygen ion implantation amount is relatively small.
  • the low-dose SIM0X substrate had problems such as a high frequency of pinhole defects in the BOX layer and a high probability of insufficient insulation resistance of the BOX layer due to the thin BOX layer.
  • the BOX layer is made thicker by simply increasing the amount of implanted oxygen ions, pinhole defects are reduced, but particles inside the BOX layer are reduced.
  • silicon islands A large number of silicon-like inclusions (hereafter referred to as silicon islands) are generated, and as a result, the dielectric strength of the BOX layer is reduced.
  • the amount of implanted oxygen ions is reduced, the above-mentioned silicon-containing material is reduced and the dielectric strength of the BOX layer is improved, but the density of pinhole defects is increased as the amount of implanted oxygen ions is reduced. It has been pointed out that this will happen. Therefore, it has been extremely difficult to simultaneously improve the quality of these BOX layers on a low-dose SIM0X substrate according to the prior art.
  • ITOX technology an internal thermal oxidation process
  • a thermal oxide layer grows on the substrate surface due to the oxidation treatment at a high temperature, and at the same time, a small amount of oxide film grows on the upper interface of the BOX layer, so that the BOX layer can be made thicker.
  • a method of performing a series of oxygen ion implantation while changing the average implantation depth stepwise or continuously and then performing high-temperature heat treatment a method of performing a series of oxygen ion implantation while changing the average implantation depth stepwise or continuously and then performing high-temperature heat treatment
  • the injection oxygen distribution added and accumulated after a series of oxygen ion injections is controlled so as to be in a condition range where silicon islands do not occur, and a single BOX layer is formed after high-temperature heat treatment. It has been proposed to control the distribution so as to have a single peak (JP-A-7-201975). According to this method, a good BOX layer cannot be obtained when oxygen ion implantation is performed using a single accelerating voltage. Obtaining in principle is possible.
  • oxygen concentration of the silicon oxide 4. is about half of the 48 X l0 2 2 cm- 3 2 . 25 X 10 2 2 cm— 3 or less, but if multiple peaks occur in the implanted oxygen distribution after a series of oxygen ion implantation due to process condition fluctuations, etc., Precipitation occurs around each peak, and a single BOX layer cannot be obtained, which has instability.To avoid these, strict and delicate control is required. There was a problem.
  • the BOX layer and SO formed after the first heat treatment can be formed by using two implantations and using a lower acceleration energy in the second implantation than in the first implantation.
  • the second oxygen ion implantation is performed above the once formed BOX layer, the finally obtained SOI layer tends to be thinner. Therefore, this technology is not suitable for increasing the thickness of the BOX layer while securing the thickness of the SOI layer.
  • An object of the present invention is to provide a technology that enables a buried oxide layer of a SIM0X substrate to be thickened without these difficulties. And, in particular, in the case of SIM0X substrates fabricated using a low dose region as the oxygen ion implantation amount, the BOX layer thickness can be increased with good quality, enabling high performance LSIs. It is intended to provide a high quality SOI substrate and a method of manufacturing the same. Disclosure of the invention
  • the present invention relates to a method for manufacturing an SOI substrate for solving the above-mentioned problems, and further relates to an SOI substrate manufactured by using those techniques, and is based on the following means.
  • oxygen ions are implanted into a silicon substrate and then subjected to a high-temperature heat treatment. After the formation of the B0 X layer, oxygen ion implantation is further performed, and the maximum position of the implanted oxygen distribution is located below the interface between the BOX layer and the substrate below it. It is characterized by repeating the high temperature heat treatment.
  • the dose of the oxygen ion implantation to be further performed does not exceed the total dose of the oxygen ion implantation performed up to that time.
  • the acceleration energy used for oxygen ion implantation and the acceleration energy used for oxygen ion implantation may be further used. It is characterized by different acceleration energies.
  • a part of the surface of the already formed SOI layer is partially removed before further performing oxygen ion implantation.
  • the method for removing the surface of the S0I layer is etching using a reactive substance.
  • the method is characterized in that the method of removing the surface of the SOI layer is a method of forming an oxide layer by oxidizing the substrate surface and then removing the oxide layer.
  • the method for removing the surface of the S0I layer is surface polishing.
  • the number of repetitions of the oxygen ion implantation and the high-temperature heat treatment is two.
  • an oxide layer is formed on the silicon substrate surface before oxygen ion implantation, and the oxide layer is removed after oxygen ion implantation or high-temperature heat treatment.
  • the oxide layer is removed after oxygen ion implantation or high-temperature heat treatment.
  • the oxygen ion implantation is further performed under the conditions of an acceleration energy of 150 keV or more and 250 keV or less and a dose of 2 ⁇ 10 17 cnT 2 or more and 6 ⁇ 10 17 cm— 2 or less.
  • Implantation is performed under the conditions that the acceleration energy is 150 keV or more and 250 keV or less, the dose is 0.1 X 10 17 cnf 2 or more and 6 X 10 17 cm- 2 or less, and the total removal depth of the silicon surface is 20 nm or more and 300 nm or less. preferable.
  • a SIMOX substrate manufactured by any one of the above methods, wherein the thickness of the SOI layer of the SIM0X substrate is 10 nm or more and 400 nm or less, and the thickness of the BOX layer is 60 nm or more and 250 nm or less.
  • SIM0X board oxygen ion implantation and high-temperature heat treatment
  • a low-dose SIMOX-like BOX layer is produced. Therefore, when the implanted oxygen from the oxygen ion implantation that is further performed is precipitated in the subsequent high-temperature heat treatment, the oxygen is absorbed by the BOX layer because the BOX layer already exists. More stable deposition is achieved, and as a result, a single BOX layer can be obtained stably.
  • Fig. 1 is a diagram showing the manufacturing steps 1) and 2) of a conventional SIMOX substrate, the schematic cross section of the silicon substrate in each step, and the oxygen concentration distribution.
  • FIG. 2 is a diagram showing a manufacturing process 3), 4) of a SIMOX substrate according to the first embodiment of the present invention, a schematic cross section of a silicon substrate in each process, and an oxygen concentration distribution thereof.
  • FIG. 3 is a diagram showing a manufacturing process 3), 4), 5) of a SIMOX substrate according to the second embodiment of the present invention, a schematic cross section of the silicon substrate in each process, and an oxygen concentration distribution thereof. .
  • FIG. 4 is a schematic cross-sectional view of a silicon substrate in each of the steps 3), 4), 5), and 6) of the manufacturing process of the SIMOX substrate according to the third embodiment of the present invention, and the oxygen concentration distribution thereof.
  • FIG. 4 is a schematic cross-sectional view of a silicon substrate in each of the steps 3), 4), 5), and 6) of the manufacturing process of the SIMOX substrate according to the third embodiment of the present invention, and the oxygen concentration distribution thereof.
  • FIG. 5 is a graph comparing the pinhole defect densities of the BOX layer in the first to third embodiments of the present invention, the conventional example, and the comparative example.
  • FIG. 6 is a graph comparing the dielectric breakdown voltage of the BOX layer in the first to third embodiments of the present invention, the conventional example, and the comparative example.
  • FIG. 7 shows the third embodiment of the present invention, a conventional example, and a comparative example.
  • the first half of the process of manufacturing a SIM0X substrate according to the embodiment of the present invention uses the process of manufacturing a SIM0X substrate according to the conventional technique shown in FIG.
  • a single-crystal silicon substrate 1 is mounted on an ion implanter, and oxygen ions are predetermined on the surface while heating the substrate to maintain its crystallinity.
  • the oxygen ion implantation region 2 ' is formed by performing the implantation up to the dose amount.
  • the substrate is removed from the ion implanter and 2) subjected to a high-temperature heat treatment in a heat treatment furnace to form a SIM0X structure having an S0I layer 3 'and a BOX layer 4'.
  • the predetermined dose for example, when forming a SIM0X substrate in a low dose region using an acceleration voltage of oxygen ion implantation of 150 kV or more and 250 kV or less, a BOX layer of good quality is formed. to obtain the, 2 Xl0 1 7 cm- 2 or more 6 X 10 17 cm- 2 it is desirable to use the following dose.
  • the above-described oxygen ion implantation and high-temperature heat treatment are referred to as first oxygen ion implantation and first high-temperature heat treatment, respectively.
  • the substrate is mounted on the ion implanter again.
  • Oxygen ion implantation is performed.
  • the oxygen ion implantation region 2 is formed by using an accelerating voltage that is arranged below the BOX layer 4 ′ in which the peak has already been formed.
  • the substrate is removed from the ion implanter and 4) high-temperature heat treatment is performed in a heat treatment furnace to form a SIM0X structure having the S0I layer 3 and the B0X layer 4.
  • the above-described oxygen ion implantation and high-temperature heat treatment are referred to as a second oxygen ion implantation and a second high-temperature heat treatment, respectively.
  • the oxygen ions implanted for the second time are aggregated from below on the already formed BOX layer 4 ′ in the second high-temperature heat treatment performed thereafter.
  • the dose of oxygen ion injected second time does not exceed the dose of oxygen ion ion of the first time.
  • the oxygen ions implanted the second time do not precipitate independently but preferentially aggregate in the already formed BOX layer 4 ′. Will advance.
  • the thickness uniformity of the SOI layer is maintained as a result.
  • the BOX layer 4 can be made thicker as it is.
  • the damage caused by the implanted ions to the implanted material increases as the ions lose energy in the implanted material and slow down. Therefore, the degree of damage that the ions cause to the implanted material increases near the position where the ions stopped.
  • the damage that occurs in the substrate during the second ion implantation can be concentrated inside or below the BOX layer 4 ′ formed by the first high-temperature heat treatment. Therefore, it is possible to suppress the occurrence of new damage due to the second implantation of oxygen ions into the already formed S0 I layer 3 ′, and as a result, the S0 formed after the second high-temperature heat treatment Generation of defects such as threading dislocations in the I layer 3 can be suppressed.
  • the S0 I layer is thinned by removing a part of the surface of the S0 I layer 3 '. .
  • the substrate was mounted on the ion implanter again.
  • Oxygen ion implantation was performed in the same manner as in FIG. This is performed using an accelerating voltage that is located below the BOX layer 4 'where the peak has already been formed.
  • the substrate is taken out of the ion implanter and subjected to a high-temperature heat treatment in a heat treatment furnace to form a SIM0X structure having a SOI layer 3 and a BOX layer 4.
  • the oxygen ion implantation to the desired position can be performed without changing the accelerating voltage used for the second oxygen ion implantation from the value used for the first implantation. Becomes possible. Therefore, within the performance range of the ion implanter to be used, the degree of freedom of the combination of the accelerating voltage in the two implantations is increased. Becomes possible. In addition, the load associated with changing the conditions of the ion injector is reduced.
  • a method for removing a part of the SOI layer surface before the second ion implantation a method such as reactive ion etching, etching using a mixed solution of hydrofluoric-nitric acid, and mechanical polishing can be applied.
  • a thermal oxide layer 5 is formed on the surface of the S0I layer 3 ', and 4) Remove the layer.
  • a solvent or the like that dissolves only the oxide layer can be used.
  • 5) ion implantation as in FIG. 2 and 6) heat treatment are performed to form a SIM0X structure including the SOI layer 3 and the BOX layer 4. Also in this method, the same effect as that described in the second embodiment can be expected.
  • an oxide layer was previously formed on the surface of the silicon substrate before the first oxygen ion implantation, and the first The oxide layer may be removed using a solvent as described above after oxygen ion implantation or after a high-temperature heat treatment performed immediately thereafter.
  • the oxide layer formed on the surface must be removed by sputtering during oxygen ion implantation. It is more desirable that the thickness be 30 nm or more.
  • the thickness of the surface oxide layer must be suppressed to about 400 nm at the maximum.
  • oxygen ion implantation is performed twice in total, but as long as the S0I layer does not disappear, S0I
  • the partial removal of the layer, the subsequent oxygen ion implantation, and the high-temperature heat treatment may be repeatedly performed.
  • the acceleration voltage of oxygen ion implantation is 150 kV or more and 250 kV or less and the dose is 2 ⁇ 10 17 cm— 2 or more and 6 ⁇ 10 17 cm— 2 or less
  • S0I The total removal depth of the layer surface or the silicon single crystal surface is desirably 20 nm or more in order to obtain the effect of the present invention, and 300 nm or less in order not to lose the SOI layer.
  • the thickness of the finally obtained S0I layer is limited to about 400 nm, and the thickness below that is adjusted by adjusting the process conditions so that the S0I layer itself does not disappear. Can be formed.
  • the thickness of the BOX layer is increased to improve the quality of the BOX layer, such as pinhole defects and dielectric strength. Is also improved.
  • the degree of improvement increases as the total dose in the second and subsequent oxygen ion implantations increases.However, in order to obtain a clear improvement in the quality of these BOX layers, the dose of oxygen ions in the second and subsequent injections must be increased. It is desirable that the total amount be at least 0.1 ⁇ 10 17 cm— 2 or more, more preferably 0.5 ⁇ 10 17 cm— 2 or more.
  • oxygen ions can be implanted from the surface of a silicon wafer after acceleration by applying a voltage to the oxygen ions.
  • the method is not particularly limited.
  • the conditions for the first oxygen ion implantation in the production of the SI MOX substrate according to the present invention have already been described in the low dose region, but are not particularly limited thereto.
  • the so-called medium-dose region or high-dose region condition may be used.However, from the viewpoint of improving the BOX quality such as thicker BOX layer, If the present invention is applied when conditions are used, a greater effect can be expected.
  • each of the first oxygen ion implantation and the second and subsequent oxygen ion implantations may be performed in plural times. From the viewpoint of reducing crystal defects in the SOI layer, it is desirable that the substrate temperature during the first ion implantation be at least about 500 ° C to 600 ° C.
  • the apparatus for performing the high-temperature heat treatment is not particularly limited as long as the heat treatment at a desired temperature can be performed for a desired time.
  • a high-temperature heat treatment furnace is typically mentioned, but a lamp annealing furnace can be used if the performance such as a processing temperature and a processing time is satisfied.
  • Conditions other than the processing temperature and the processing time in the heat treatment furnace, such as the insertion temperature, the heating rate, and the cooling rate, are not particularly limited, and the heating and cooling may be performed in multiple stages.
  • the atmosphere is preferably a non-oxidizing atmosphere using an inert gas or an atmosphere to which a small amount of oxygen has been added for damage removal, but is not particularly limited to this, and may be an oxidizing atmosphere.
  • the inert gas argon, nitrogen or the like is typically used, but it is not particularly limited to these.
  • a high-temperature oxidation treatment may be performed subsequent to the high-temperature heat treatment.
  • oxygen ions were implanted into the surface of the P-type (100) silicon substrate at an acceleration voltage of 180 kV to a dose of 4 ⁇ 10 17 cm ⁇ 2 .
  • the substrate temperature during implantation was set at 600 ° C from the viewpoint of maintaining crystallinity.
  • the substrate was taken out of the ion implanter and subjected to a heat treatment at a temperature of 1300 ° C. or more for 6 hours in a heat treatment furnace to form a SIM0X structure.
  • the heat treatment was performed in an atmosphere in which 1% or less of oxygen was mixed with argon.
  • the thickness of the SOI layer was about 340 nm and the thickness of the BOX layer was 85 nm.
  • the substrate is mounted on the ion implanter again, and oxygen ions are accelerated to an acceleration voltage of 210 kV.
  • the injection was performed to an injection amount of 2 ⁇ 10 17 cm ⁇ 2 .
  • the substrate temperature at the time of implantation is the same as in the first implantation,
  • the substrate was taken out of the ion implanter and heat-treated in a heat treatment furnace at a temperature of 1300 ° C or higher for 6 hours in an atmosphere in which 1% or less oxygen was added to argon. After heat treatment, the sample taken out of the furnace was evaluated by spectroscopic ellipsometry in the same manner as described above.
  • the thickness of the SOI layer was about 280 nm and the thickness of the BOX layer was 130 nm.
  • the surface of the SOI layer is brought to a depth of about 120 nm using a mixed solution of hydrofluoric and nitric acid. Etching was performed to reduce the thickness of the SOI layer to about 200 nm. Thereafter, the substrate was mounted on the ion implanter again, and oxygen ions were implanted at an acceleration voltage of 190 kV to an injection amount of 2 ⁇ 10 17 cm ⁇ 2 .
  • the substrate temperature at the time of implantation was 600 ° C as in the first implantation. .
  • the substrate was taken out of the ion implanter and heat-treated in a heat treatment furnace at a temperature of 1300 ° C or more for 6 hours in an atmosphere in which 1% or less oxygen was added to argon. After the heat treatment, the substrate removed from the furnace was evaluated by spectroscopic ellipsometry in the same manner as described above.
  • the thickness of the SOI layer was about 160 nm
  • the thickness of the BOX layer was 130 nm.
  • a thermal oxide layer having a thickness of about 270 nm is formed on the SOI layer surface at 1000 ° C.
  • the oxide layer was removed using a hydrofluoric acid solution.
  • a thickness of about 220 nm was left as the SOI layer.
  • ion implantation and heat treatment were performed under the same conditions as in the second embodiment.
  • the thickness of each layer finally obtained was about 160 nm for the SOI layer and about 130 nm for the BOX layer.
  • the quality of the BOX layer was compared and evaluated for the obtained sample substrates.
  • the conventional example manufactured in the process of FIG. 1 and the oxygen ion implantation in the process of FIG. A comparative example performed at an injection amount of 17 cm- 2 was also evaluated.
  • FIG. 5 shows the pinhole densities of the samples of the conventional example, the first embodiment, the second embodiment, the third embodiment, and the comparative example.
  • the pinhole density in the first embodiment, the second embodiment, the third embodiment, and the comparative example is lower.
  • the number was reduced to almost 1/5, and it was found that the number of pinholes decreased with the increase in the total amount of oxygen injected.
  • the withstand voltage of the BOX layer of each sample was evaluated. Dividing the S0 I layer Ri by the re lithography and etching an area of l mm 2, the A1 electrode was formed Ri by the vacuum deposition on the surface. An Au film was formed on the back surface of the substrate by vacuum evaporation as the other electrode. An electric field was applied to the BOX layer by applying a voltage between the A1 electrode and the Au electrode on the back of the substrate, and the electric current flowing at that time was measured to evaluate the breakdown electric field of the BOX layer. The electric field value was calculated by dividing the voltage applied between both electrodes by the BOX layer thickness.
  • Fig. 6 shows the breakdown electric field strength of the BOX layer in the conventional example, the first example, the second example, the third example, and the comparative example. It can be seen that the breakdown electric field strength of the BOX layer is improved in the first embodiment, the second embodiment, and the third embodiment as compared with the conventional example. On the other hand, in the comparative example manufactured with the same dose as that of the third example, it was found that the withstand voltage characteristics of the BOX layer were lower than the conventional example. This is considered to be due to the fact that simply increasing the dose of oxygen ions increased the number of silicon islands in the BOX layer, thereby lowering the dielectric strength.
  • Figure 7 shows the defect density of the S0I layer of each sample evaluated by the etch pit. Compared to the conventional example, the defect density is suppressed to the same level in the first embodiment, the second embodiment, and the third embodiment despite the addition of ion implantation. You can see that.
  • the defect density of the SOI layer increased by two orders of magnitude. It is shown that the amount of damage increases with an increase in the amount of implanted ions. This result indicates that in the first embodiment, the second embodiment, and the third embodiment, the second oxygen ion implantation is performed in the first heat treatment.
  • the thickness of the BOX layer is increased as compared with the conventional example, and the BOX layer is thickened. It can be seen that while pinhole reduction and dielectric strength improvement have been achieved, the increase in defects in the SOI layer has been suppressed despite the increased oxygen ion implantation. Industrial applicability
  • the present invention in the manufacture of the SI M0X substrate, additional oxygen implantation is performed on the SI M0X substrate manufactured by the conventional technology, and the maximum position of the implanted oxygen distribution is changed. It is manufactured by the conventional method by applying it so that it is located below the interface between the BOX layer formed up to that point and the substrate below it, and then performing high-temperature heat treatment. Compared to SI M0X substrates, it is possible to manufacture thicker BOX layers with higher quality.

Landscapes

  • Engineering & Computer Science (AREA)
  • Element Separation (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)

Abstract

A high-quality SOI substrate increased in BOX layer thickness and a production method therefor, in an SIMOX substrate produced by using a low-dose-region implanting amount as an oxygen ion implanting amount. A production method for an SIMOX substrate which implants oxygen ions into a silicon substrate and then heat treats it at high temperature to form a buried oxidized layer and a surface silicon layer, wherein after forming a buried oxidized layer by a high-temperature heat treating after oxygen ion implantation, the step of performing another oxygen ion implantation so that the maximum position of an implanted oxygen distribution is disposed below the interface between the buried oxidized layer formed by then and the substrate below that layer and then performing high-temperature heat treating is repeated; and an SIMOX substrate having a surface silicon layer thickness of at least 10 nm and up to 400 nm, and a buried oxidized layer thickness of at least 60 nm and up to 250 nm.

Description

明 細 書  Specification

SIM0X 基板の製造方法および SIM0X 基板 技術分野 SIM0X substrate manufacturing method and SIM0X substrate

本発明は、 シリ コン基板の表面近傍に埋め込み酸化層を配し、 そ の上に表面単結晶シリ コン層 (以下 SOI (Silicon-on-insulator ) 層とする) を形成させた S0I 基板に関する。 背景技術  The present invention relates to an S0I substrate in which a buried oxide layer is disposed near the surface of a silicon substrate, and a surface single-crystal silicon layer (hereinafter referred to as a SOI (Silicon-on-insulator) layer) is formed thereon. Background art

シリ コン酸化物のよ うな絶縁物上に単結晶シリ コン層を形成する S0I 基板と しては、 SIMOX (Separation by IMplanted OXygen ) ゥ 工ハと貼り合わせウェハが主と して知られている。 SIM0X ウェハは 、 酸素イオンのイオン注入によって単結晶シリ コン基板内部に酸素 イオンを導入し、 引続き行われるァニール処理によってこれら酸素 イオンとシリ コン原子を化学反応させて、 埋め込み酸化層 (以下、 BOX (Buried Oxide)層とする) を形成させるこ とによって得られる S0I 基板である。 一方、 貼り合わせウェハは、 2枚の単結晶シリ コ ンゥェハを酸化層をはさんで接着させ、 2枚のう ち片方のウェハを 薄膜化するこ とによって得られる S0I 基板である。  As an S0I substrate on which a single-crystal silicon layer is formed on an insulator such as a silicon oxide, a SIMOX (Separation by IMplanted OXygen) substrate and a bonded wafer are mainly known. In the SIM0X wafer, oxygen ions are implanted into the single-crystal silicon substrate by ion implantation, and the oxygen ions and silicon atoms are chemically reacted by a subsequent annealing process to form a buried oxide layer (hereinafter referred to as BOX ( This is an S0I substrate obtained by forming a (buried oxide) layer). On the other hand, a bonded wafer is an S0I substrate obtained by bonding two single-crystal silicon wafers with an oxide layer interposed therebetween and thinning one of the two wafers.

これら S0I 基板の S0I 層に形成された MOSFET (Metal-oxide- Semi conductor field effect transisitor) は、 高レヽ放射線而ォ性とラ ッ チアップ耐性を持ち、 高信頼性を示すこ とに加えて、 デバイスの微 細化にともなう ショー トチャネル効果を抑制し、 かつ低消費電力動 作が可能となる。 また、 デバイス動作領域が静電容量的に基板自体 から絶縁されるため、 信号伝達速度が向上し、 デバイスの高速動作 が実現できる。 これらの理由によ り、 S0I 基板は次世代 M0S- LSI 用 の高機能半導体基板と して期待されている。 The MOSFET (Metal-oxide-semiconductor field effect transisitor) formed on the S0I layer of the S0I substrate has high radiation qualities, latch-up resistance, and high reliability. Short-channel effects due to miniaturization of devices are suppressed, and low power consumption operation becomes possible. Also, since the device operation area is capacitively insulated from the substrate itself, the signal transmission speed is improved, and high-speed operation of the device can be realized. For these reasons, S0I substrates are used for next-generation M0S-LSIs. Is expected as a high-performance semiconductor substrate.

これら S0I 基板のうち、 SIM0X ウェハは、 S0I 層の厚さ均一性に 特に優れるという特徴を有している。 SIM0X ウェハにおいては、 SO I 層と して 0.4μ m以下の厚さが形成可能であり、 Ο. ΐμ πι前後、 さらにそれ以下の厚さの S0I 層も良好に厚さ制御可能である。 特に 、 厚さ 0.1/z m以下の S0I 層は、 完全空乏型動作の M0S-LSI 形成に 適用されることが多く、 その場合、 S0I 層自体の厚さが M0SFET動作 のしきい値電圧と比例関係があることから、 性能の揃ったデバイス を歩留良く作製するには、 S0I 層の厚さ均一性が重要な品質となる 。 その観点から、 S0I 層厚均一性に優れる SIM0X ウェハは、 次世代 M0SFET用基板と して期待されている。  Of these S0I substrates, SIM0X wafers have the feature of particularly excellent thickness uniformity of the S0I layer. On a SIM0X wafer, a SOI layer with a thickness of 0.4 μm or less can be formed as an SOI layer, and an S0I layer with a thickness of about Ο. Ϊ́μπι or less can be well controlled. In particular, an S0I layer with a thickness of 0.1 / zm or less is often applied to the formation of a fully depleted M0S-LSI, in which case the thickness of the S0I layer itself is proportional to the threshold voltage of the M0SFET operation. Therefore, the uniformity of the thickness of the S0I layer is an important quality for fabricating devices with uniform performance with high yield. From this point of view, SIM0X wafers with excellent S0I layer thickness uniformity are expected as substrates for next-generation M0SFETs.

S0I 基板上に作製した M0S- LSI は、 そのデバイス形成領域が、 絶 縁体である BOX 層を介することによ り、 基板本体と電気的に絶縁さ れることから、 前で述べたような放射線耐性ゃラッチアップ耐性の 向上や、 低消費電力動作、 超高速動作などの優れた特性が実現でき る。 そのため、 BOX 層には電気的絶縁性がよ り完全であることが要 求される。 具体的には、 BOX 層における リーク欠陥 (以後、 ピンホ ール欠陥とする) が極力少なく、 絶縁耐圧が熱酸化層と同等の特性 によ り近いことが要求される。  The M0S-LSI fabricated on the S0I substrate has a device formation area that is electrically insulated from the substrate body through the BOX layer, which is an insulator. Immunity: Excellent characteristics such as improved latch-up immunity, low power consumption operation, and ultra-high speed operation can be realized. Therefore, the BOX layer is required to have more complete electrical insulation. Specifically, it is required that the BOX layer has as few leak defects (hereinafter referred to as pinhole defects) as much as possible and has a breakdown voltage closer to that of the thermal oxide layer.

SIM0X 基板の作製においては、 通常、 単一の加速エネルギー、 典 型的には 200kV程度の加速電圧を用いて酸素ィオンの注入が行われ るが、 その場合、 酸素イオンの注入量が 1.5Xl018cm—2 以上の領域 か、 2. δ δΧΐΟ17 cnf 2の範囲の限られた領域のいずれかの場合に おいてのみ、 高温熱処理後に得られる SIM0X 構造において、 連続か つ均一な品質良好な BOX 層が得られることが良く知られている (例 ば、 ύ. Nakashima and K. Izumi、 Journal of Materials Research 、 第 8卷、 523頁 (1993年)) 。 これらの酸素イオン注入量を用いて 作製された SIMOX 基板は、 慣例的に、 前者の酸素イオン注入量領域 を用いて作製されたものが高 ドーズ SIM0X 基板、 後者の酸素イオン 注入量領域を用いて作製されたものが低ドーズ SIM0X 基板と呼ばれ ている。 In the preparation of SIM0X substrate, usually a single acceleration energy, but the Scripture type manner Ru performed the injection of oxygen Ion using accelerating voltage of about 200 kV, in which case the amount of implantation of oxygen ions 1.5Xl0 18 cm- or two or more regions, 2. δ δΧΐΟ 17 cnf only in no event either a limited area in the range of 2, in SIM0X structure obtained after high temperature heat treatment, one or continuous uniform quality good BOX It is well known that layers can be obtained (eg, I. Nakashima and K. Izumi, Journal of Materials Research, Vol. 8, p. 523 (1993)). Using these oxygen ion implantation doses Conventionally, the SIMOX substrate fabricated using the former oxygen ion implantation region is a high dose SIM0X substrate, and the latter fabricated using the oxygen ion implantation region is a low dose SIM0X substrate. is called.

高 ドーズ SIM0X 基板と低ドーズ SIM0X 基板にはそれぞれ特徴があ り、 それに応じて使い分けられている。 これらのうち、 低ドーズ SI M0X 基板は、 酸素イオン注入量が比較的少ないことから、 S0I 層の 貫通転位密度が低減されており、 かつ低コス トが実現可能な技術と して期待されている。 しかしながら、 低ドーズ SIM0X 基板は BOX 層 が薄いことにより、 BOX 層におけるピンホール欠陥の発生頻度が高 い、 BOX 層の絶縁耐性が不十分となる確率が高い、 といった問題が あった。 低ドーズ S IM0X 基板におけるこれらの品質に関しては、 酸 素イオンの注入量を単純に増加させることによ り BOX 層を厚く しょ う とすると、 ピンホール欠陥は減少するものの、 BOX 層の内部に粒 状のシリ コン含有物 (以下、 シリ コン島とする) が数多く発生する ようになり、 結果と して BOX 層の絶縁耐圧は低下してしまう。 一方 、 酸素イオンの注入量を減少させると、 上述のシリ コン含有物は減 少し、 BOX 層の絶縁耐圧は向上するものの、 ピンホール欠陥の密度 は、 酸素イオン注入量の低減に従って、 増加してしまう ことが指摘 されている。 従って、 従来の技術による低ドーズ SIM0X 基板におい て、 これらの BOX 層の品質を同時に改善することは非常に困難であ つた。  The high-dose SIM0X substrate and the low-dose SIM0X substrate have their own characteristics, and they are used according to the characteristics. Of these, the low-dose SI M0X substrate is expected to be a technology that can reduce the threading dislocation density of the S0I layer and achieve low cost because the oxygen ion implantation amount is relatively small. . However, the low-dose SIM0X substrate had problems such as a high frequency of pinhole defects in the BOX layer and a high probability of insufficient insulation resistance of the BOX layer due to the thin BOX layer. Regarding these qualities of low-dose SIM0X substrates, if the BOX layer is made thicker by simply increasing the amount of implanted oxygen ions, pinhole defects are reduced, but particles inside the BOX layer are reduced. A large number of silicon-like inclusions (hereafter referred to as silicon islands) are generated, and as a result, the dielectric strength of the BOX layer is reduced. On the other hand, when the amount of implanted oxygen ions is reduced, the above-mentioned silicon-containing material is reduced and the dielectric strength of the BOX layer is improved, but the density of pinhole defects is increased as the amount of implanted oxygen ions is reduced. It has been pointed out that this will happen. Therefore, it has been extremely difficult to simultaneously improve the quality of these BOX layers on a low-dose SIM0X substrate according to the prior art.

この低ドーズ SIM0X 基板の BOX 層の品質改善に寄与する技術と し ては、 高温での内部酸ィ匕 (Internal Thermal Oxidation Process, 以下 ITOX技術と略する) を利用する技術が発案されている (中嶋ら 、 特開平 07— 263538号公報、 あるレヽ ίま、 S. Nakashimaほ力、、 Journal of Electrochemical Society, 第 143卷、 244頁) 。 ITOX技術によれ ば、 高温での酸化処理によ り基板表面に熱酸化層が成長すると同時 に、 BOX 層の上部界面にも若干量の酸化膜成長が生じ、 BOX 層の厚 膜化が可能となる。 またその結果と して、 ピンホール欠陥の低減、 絶縁耐圧の改善の双方が可能となることが報告されている。 しかし ながら、 I T0X技術においては BOX 層における層厚の増分の 10倍以上 の表面酸化層成長が必要となるため、 最終的に得られる S I M0X 構造 において所定の S0 I 層を確保するためには、 その基板表面の酸化量 を制限する必要があり、 結果と して BOX 層の増分にも自ずと制約が 生じていた。 As a technology that contributes to the improvement of the quality of the BOX layer of this low-dose SIM0X substrate, a technology using an internal thermal oxidation process (hereinafter, abbreviated as ITOX technology) at high temperatures has been proposed. Nakajima et al., JP-A-07-263538, Arima, S. Nakashima Horik, Journal of Electrochemical Society, Vol. 143, p. 244). Depends on ITOX technology For example, a thermal oxide layer grows on the substrate surface due to the oxidation treatment at a high temperature, and at the same time, a small amount of oxide film grows on the upper interface of the BOX layer, so that the BOX layer can be made thicker. As a result, it is reported that both reduction of pinhole defects and improvement of dielectric strength can be achieved. However, in the IT0X technology, it is necessary to grow the surface oxide layer more than 10 times the increment of the layer thickness in the BOX layer.Therefore, in order to secure a predetermined SOI layer in the finally obtained SIM0X structure, However, it was necessary to limit the amount of oxidation of the substrate surface, and as a result, the increase of the BOX layer was naturally limited.

この制約を受けずに S I M0X 基板の BOX 層を厚くする方法と しては 、 平均注入深さを段階的あるいは連続的に変化させながら一連の酸 素イオン注入を行い、 その後高温熱処理を行う方法において、 一連 の酸素ィオン注入後に加算累積した注入酸素分布がシリ コン島が発 生しないような条件範囲となるように制御し、 さ らに高温熱処理後 に単一な BOX 層が形成されるようその分布が単一のピークを有する よう制御することが提案されている (特開平 7 —201975号公報) 。 この手法によれば、 単一の加速電圧を用いて酸素ィオン注入を行つ た場合には良好な BOX 層を得ることができない、 いわゆる ドーズゥ インドウの外側の ドーズ条件でも、 品質良好な BOX 層を得ることが 原理的には可能となる。 しかしながら、 BOX 層中のシリ コン島を防 止するためには、 注入酸素分布のピーク値を、 シリ コン酸化物の酸 素濃度 4. 48 X l02 2 cm—3の約半分である 2. 25 X l02 2 cm—3以下とする必 要がある一方で、 プロセス条件変動などによ り、 一連の酸素イオン 注入後の注入酸素分布にピークが複数発生したりすると、 高温熱処 理時にそれぞれのピークを中心と して析出が発生し、 単一な BOX 層 が得られないといった不安定さを合わせ持っているため、 それを回 避するために、 厳密かつ微妙な制御が必要との問題があった。 一方、 酸素イオン注入と高温熱処理を繰り返す技術と しては、 高 ドーズ S I M0X 基板の品質改善を目的と して、 同一の加速エネルギー での酸素イオン注入と、 高温熱処理を繰り返す技術が提案されてい る (特開平 1 —17444号公報 ) 。 これは、 必要となる ドーズ量を複 数回に分割して注入することによ り、 各回の注入時に基板に導入さ れるダメージを低減し、 それをその都度高温熱処理を実施すること によ り回復させることによ り、 最終的に得られる S0 I 層中の貫通転 位などの欠陥を低減することを目的としている。 この手法では、 高 ドーズ S IM0X 基板製造用に従来用いてきた酸素イオン注入量を分割 して注入するものであり、 最終的に得られる BOX 層の厚さには変化 をもたらさない。 また、 この手法を用いると、 中間段階で形成され る BOX 層に顕著なうねりが発生し、 その影響で、 最終的に得られる BOX 層の界面平坦性が劣化するといった問題点も指摘されている。 As a method to increase the thickness of the BOX layer of the SI M0X substrate without being restricted by this limitation, a method of performing a series of oxygen ion implantation while changing the average implantation depth stepwise or continuously and then performing high-temperature heat treatment In the above, the injection oxygen distribution added and accumulated after a series of oxygen ion injections is controlled so as to be in a condition range where silicon islands do not occur, and a single BOX layer is formed after high-temperature heat treatment. It has been proposed to control the distribution so as to have a single peak (JP-A-7-201975). According to this method, a good BOX layer cannot be obtained when oxygen ion implantation is performed using a single accelerating voltage. Obtaining in principle is possible. However, in order to prevent the silicon island BOX layer is the peak value of the injection of oxygen distribution, oxygen concentration of the silicon oxide 4. is about half of the 48 X l0 2 2 cm- 3 2 . 25 X 10 2 2 cm— 3 or less, but if multiple peaks occur in the implanted oxygen distribution after a series of oxygen ion implantation due to process condition fluctuations, etc., Precipitation occurs around each peak, and a single BOX layer cannot be obtained, which has instability.To avoid these, strict and delicate control is required. There was a problem. On the other hand, as a technique for repeating oxygen ion implantation and high-temperature heat treatment, a technique for repeating oxygen ion implantation with the same acceleration energy and high-temperature heat treatment for the purpose of improving the quality of high-dose SI M0X substrates has been proposed. (JP-A-1-17444). This is because the required dose is divided into multiple doses and implanted, reducing the damage introduced to the substrate during each implant and performing a high-temperature heat treatment each time. The purpose is to reduce defects such as threading dislocations in the finally obtained SOI layer by recovery. In this method, the oxygen ion implantation amount conventionally used for manufacturing high-dose SIM0X substrates is divided and implanted, and the thickness of the finally obtained BOX layer does not change. It has also been pointed out that the use of this method causes significant undulations in the BOX layer formed in the intermediate stage, and the effect of this method degrades the interface flatness of the finally obtained BOX layer. .

この問題を回避する方法と して、 注入を二回とし、 二回目の注入 時に一回目の注入よ り も低い加速エネルギーを用いることによ り、 一回目の熱処理後に形成された BOX 層と SO I 層の界面部分に重点的 に酸素ィオンを注入し、 その界面の平坦度を改善することを目的と した提案もなされている (特開平 4—249323号公報) 。 しかしなが ら、 これも高 ドーズ S IM0X 基板の品質改善を目的と した発明であり 、 前例同様、 高ドーズ S IM0X 基板製造用に従来用いてきた酸素ィォ ン注入量を分割して注入するため、 最終的に得られる BOX 層の厚さ には変化をもたらさない。 さ らに、 一度形成された BOX 層の上側に 二度目の酸素イオン注入を実施するため、 最終的に得られる S0 I 層 は薄く なる傾向にある。 そのため、 S0 I 層の厚さを確保しながら、 BOX 層厚さを増加させるには不向きな技術である。  As a method to avoid this problem, the BOX layer and SO formed after the first heat treatment can be formed by using two implantations and using a lower acceleration energy in the second implantation than in the first implantation. A proposal has been made for the purpose of improving the flatness of the interface by injecting oxygen ions mainly into the interface of the I layer (JP-A-4-249323). However, this is also an invention aimed at improving the quality of the high-dose SIM0X substrate, and the oxygen ion implantation amount conventionally used for manufacturing the high-dose SIM0X substrate is divided and injected as in the previous example. Therefore, there is no change in the thickness of the finally obtained BOX layer. Furthermore, since the second oxygen ion implantation is performed above the once formed BOX layer, the finally obtained SOI layer tends to be thinner. Therefore, this technology is not suitable for increasing the thickness of the BOX layer while securing the thickness of the SOI layer.

本発明では、 S IM0X 基板の埋め込み酸化層を、 これらの困難さを 伴う ことなく厚くすることを可能とする技術を提供することを目的 とする。 特に、 酸素イオン注入量と して低ドーズ領域の注入量を用 いて作製する S IM0X 基板において、 品質良好に BOX 層厚を増加させ ることを可能とすることによ り、 高性能 LS I 用の高品質 SO I 基板お よびその製造方法を供することを目的とする。 発明の開示 An object of the present invention is to provide a technology that enables a buried oxide layer of a SIM0X substrate to be thickened without these difficulties. And In particular, in the case of SIM0X substrates fabricated using a low dose region as the oxygen ion implantation amount, the BOX layer thickness can be increased with good quality, enabling high performance LSIs. It is intended to provide a high quality SOI substrate and a method of manufacturing the same. Disclosure of the invention

単結晶シリ コン基板に酸素イオンを注入し、 その後高温熱処理を 施すことによ り S0 I 構造を形成する S IM0X 法において、 高温熱処理 によりー且 BOX 層を形成した後に、 その BOX 層よ り も深い位置に再 度酵素イオンを注入し、 再び高温熱処理を行う と、 S0 I 層の厚さな らびに結晶性を維持し、 かつ、 BOX 層中のシリ コ ン島の発生を抑制 したまま、 BOX 層の厚さを増加させることが可能となることを我々 は新たに見いだした。 すなわち、 本発明は、 上記課題を解決するた' めの S0 I 基板の製造方法、 さらにはそれらの技術を用いて製造した S0 I 基板に関するものであり、 以下に述べる手段による。  In the SIM0X method, in which oxygen ions are implanted into a single-crystal silicon substrate and then subjected to high-temperature heat treatment to form a S0I structure, a BOX layer is formed by high-temperature heat treatment, and then the BOX layer is When the enzyme ion is implanted again at a deeper position and the high-temperature heat treatment is performed again, the thickness and crystallinity of the SOI layer are maintained, and the generation of silicon islands in the BOX layer is suppressed. We have newly found that it is possible to increase the thickness of the BOX layer. That is, the present invention relates to a method for manufacturing an SOI substrate for solving the above-mentioned problems, and further relates to an SOI substrate manufactured by using those techniques, and is based on the following means.

すなわち、 シリ コ ン基板に酸素イオンを注入し、 その後高温熱処 理を施すことによ り、 BOX 層および S0 I 層を形成する S I M0X 基板の 製造方法において、 酸素イオン注入後に、 高温熱処理を実施して B0 X 層を形成した後に、 さらに酸素イオン注入を、 注入酸素分布の最 大位置がそれまでに形成されている BOX 層とその下部の基板との界 面より も下側に配置されるようにして実施し、 その後高温熱処理を 実施することを繰り返すことを特徴とする。  In other words, oxygen ions are implanted into a silicon substrate and then subjected to a high-temperature heat treatment. After the formation of the B0 X layer, oxygen ion implantation is further performed, and the maximum position of the implanted oxygen distribution is located below the interface between the BOX layer and the substrate below it. It is characterized by repeating the high temperature heat treatment.

また、 前記の S I M0X 基板の製造方法において、 さ らに実施する酸 素イオン注入ドーズ量が、 それまでに行われた酸素イオン注入の ド ーズ量合計を超えないことを特徴とする。  Further, in the above-described method for manufacturing a SIMOX substrate, the dose of the oxygen ion implantation to be further performed does not exceed the total dose of the oxygen ion implantation performed up to that time.

また、 前記の S IM0X 基板の製造方法において、 酸素イオン注入に 用いる加速エネルギーと、 さらに実施する酸素イオン注入に用いる 加速エネルギーが異なることを特徴とする。 In the method for manufacturing a SIM0X substrate, the acceleration energy used for oxygen ion implantation and the acceleration energy used for oxygen ion implantation may be further used. It is characterized by different acceleration energies.

また、 前記の SIMOX 基板の製造方法において、 さらに実施する酸 素イオン注入の前に、 既に形成されている S0I 層の表面を一部除去 することを特徴とする。  Further, in the above-described method for manufacturing a SIMOX substrate, a part of the surface of the already formed SOI layer is partially removed before further performing oxygen ion implantation.

また、 前記 S0I 層表面の除去方法が、 反応性物質を用いたエッチ ングであることを特徴とする。  Further, the method for removing the surface of the S0I layer is etching using a reactive substance.

あるいは、 前記 S0I 層表面の除去方法が、 基板表面を酸化して酸 化層を形成した後、 該酸化層を除去する方法であることを特徴とす る。  Alternatively, the method is characterized in that the method of removing the surface of the SOI layer is a method of forming an oxide layer by oxidizing the substrate surface and then removing the oxide layer.

あるいは、 前記 S0I 層表面の除去方法が、 表面研磨であることを 特徴とする。  Alternatively, the method for removing the surface of the S0I layer is surface polishing.

また、 前記の SIMOX 基板の製造方法において、 酸素イオン注入と 高温熱処理の繰り返し回数が 2回であることが好ましい。  In the method for manufacturing a SIMOX substrate, it is preferable that the number of repetitions of the oxygen ion implantation and the high-temperature heat treatment is two.

また、 上述のいずれかの SIM0X 基板の製造方法において、 酸素ィ オン注入の前にシリ コン基板表面にあらかじめ酸化層を形成してお き、 その酸化層を酸素イオン注入後もしくは高温熱処理後に除去す ることが好ましい。  In any of the above-described methods for manufacturing a SIM0X substrate, an oxide layer is formed on the silicon substrate surface before oxygen ion implantation, and the oxide layer is removed after oxygen ion implantation or high-temperature heat treatment. Preferably.

また、 前記の SIMOX 基板の製造方法において、 酸素イオン注入が 加速エネルギー 150keV以上 250keV以下、 ドーズ量 2 X l017cnT2以上 6 X 1017 cm— 2以下の条件で、 さ らに実施する酸素ィオン注入が加速 エネルギー 150keV以上 250keV以下、 ドーズ量 0.1 X 1017 cnf 2以上 6 X1017 cm— 2以下の条件であると共に、 シリ コン表面の除去深さの合 計が 20nm以上 300nm以下であることが好ましい。 In the method for manufacturing a SIMOX substrate, the oxygen ion implantation is further performed under the conditions of an acceleration energy of 150 keV or more and 250 keV or less and a dose of 2 × 10 17 cnT 2 or more and 6 × 10 17 cm— 2 or less. Implantation is performed under the conditions that the acceleration energy is 150 keV or more and 250 keV or less, the dose is 0.1 X 10 17 cnf 2 or more and 6 X 10 17 cm- 2 or less, and the total removal depth of the silicon surface is 20 nm or more and 300 nm or less. preferable.

また、 上述のいずれかの方法で製造された SIMOX 基板であって、 該 SIM0X 基板の SOI 層の厚さが 10nm以上 400nm以下、 BOX 層の厚さ が 60nm以上 250nm以下であることを特徴とする SIM0X 基板である。 本発明によれば、 酸素イオン注入および高温熱処理により、 従来 の低ドーズ S IMOX 同様の BOX 層がー且製造される。 そのため、 さら に実施される酸素ィオン注入による注入酸素が、 引き続き実施され る高温熱処理において析出する際には、 既に形成されている BOX 層 が存在するため、 その BOX 層に吸収されることによ り安定した析出 がなされ、 結果と して単一の BOX 層を安定して得ることが可能とな る。 また本発明では BOX 層の厚膜化と同時に BOX 層中のピンホール 欠陥密度についても低減することも可能となる。 図面の簡単な説明 Also, a SIMOX substrate manufactured by any one of the above methods, wherein the thickness of the SOI layer of the SIM0X substrate is 10 nm or more and 400 nm or less, and the thickness of the BOX layer is 60 nm or more and 250 nm or less. SIM0X board. According to the present invention, oxygen ion implantation and high-temperature heat treatment A low-dose SIMOX-like BOX layer is produced. Therefore, when the implanted oxygen from the oxygen ion implantation that is further performed is precipitated in the subsequent high-temperature heat treatment, the oxygen is absorbed by the BOX layer because the BOX layer already exists. More stable deposition is achieved, and as a result, a single BOX layer can be obtained stably. In the present invention, it is also possible to reduce the pinhole defect density in the BOX layer at the same time as increasing the thickness of the BOX layer. BRIEF DESCRIPTION OF THE FIGURES

図 1 は、 従来の技術による S I MOX 基板の製造工程 1 ) , 2 ) と、 各工程におけるシリ コン基板の模式断面および、 その酸素濃度分布 を示す図である。  Fig. 1 is a diagram showing the manufacturing steps 1) and 2) of a conventional SIMOX substrate, the schematic cross section of the silicon substrate in each step, and the oxygen concentration distribution.

図 2は、 本発明の第一の実施の形態による S IMOX 基板の製造工程 3 ) , 4 ) と各工程におけるシリ コン基板の模式断面および、 その 酸素濃度分布を示す図である。  FIG. 2 is a diagram showing a manufacturing process 3), 4) of a SIMOX substrate according to the first embodiment of the present invention, a schematic cross section of a silicon substrate in each process, and an oxygen concentration distribution thereof.

図 3は、 本発明の第二の実施の形態による S IMOX 基板の製造工程 3 ) , 4 ) , 5 ) と各工程におけるシリ コ ン基板の模式断面および 、 その酸素濃度分布を示す図である。  FIG. 3 is a diagram showing a manufacturing process 3), 4), 5) of a SIMOX substrate according to the second embodiment of the present invention, a schematic cross section of the silicon substrate in each process, and an oxygen concentration distribution thereof. .

図 4は、 本発明の第三の実施の形態による S IMOX 基板の製造工程 3 ) , 4 ) , 5 ) , 6 ) と各工程におけるシ リ コ ン基板の模式断面 および、 その酸素濃度分布を示す図である。  FIG. 4 is a schematic cross-sectional view of a silicon substrate in each of the steps 3), 4), 5), and 6) of the manufacturing process of the SIMOX substrate according to the third embodiment of the present invention, and the oxygen concentration distribution thereof. FIG.

図 5は、 本発明の第一〜第三の実施例と従来例、 比較例における BOX 層のピンホール欠陥密度を比較したグラフである。  FIG. 5 is a graph comparing the pinhole defect densities of the BOX layer in the first to third embodiments of the present invention, the conventional example, and the comparative example.

図 6は、 本発明の第一〜第三の実施例と従来例、 比較例における BOX 層の絶縁破壊耐圧を比較したグラフである。  FIG. 6 is a graph comparing the dielectric breakdown voltage of the BOX layer in the first to third embodiments of the present invention, the conventional example, and the comparative example.

図 7は、 本発明の第 第三の実施例と従来例、 比較例における FIG. 7 shows the third embodiment of the present invention, a conventional example, and a comparative example.

S0 I 層の欠陥密度を比較したグラフである。 発明を実施するための最良の形態 4 is a graph comparing the defect densities of the S0 I layer. BEST MODE FOR CARRYING OUT THE INVENTION

本発明による実施の好ましい形態を図 1〜 4の模式断面図を用い て説明する。  A preferred embodiment according to the present invention will be described with reference to the schematic sectional views of FIGS.

本発明の実施の形態における SIM0X 基板の製造工程の前半部分は 、 図 1 に示した従来技術による SIM0X 基板の製造工程を用いている 。 図 1 に示した工程においては、 1 ) 単結晶シリ コン基板 1 をィォ ン注入機に搭載し、 基板をその結晶性が維持されるよ う加熱しなが らその表面に酸素イオンを所定の ドーズ量まで注入を実施し、 酸素 イオン注入領域 2 ' を形成する。 続いて、 基板をイオン注入機から 取り出し、 2 ) 熱処理炉にて高温熱処理を施し、 S0I 層 3 ' と BOX 層 4 ' を有する SIM0X 構造を形成する。 尚、 所定の ドーズ量と して は、 例えば、 酸素イオン注入の加速電圧と して 150kV以上 250kV以 下を用いて低ドーズ領域での SIM0X 基板を形成する場合、 良好な品 質の BOX 層を得るためには、 2 Xl01 7 cm-2以上 6 X 1017 cm— 2以下の ドーズ量を用いることが望ましい。 本明細書の説明においては、 上 記の酸素イオン注入、 高温熱処理をそれぞれ一回目の酸素イオン注 入、 一回目の高温熱処理とする。 The first half of the process of manufacturing a SIM0X substrate according to the embodiment of the present invention uses the process of manufacturing a SIM0X substrate according to the conventional technique shown in FIG. In the process shown in Fig. 1, 1) a single-crystal silicon substrate 1 is mounted on an ion implanter, and oxygen ions are predetermined on the surface while heating the substrate to maintain its crystallinity. The oxygen ion implantation region 2 'is formed by performing the implantation up to the dose amount. Subsequently, the substrate is removed from the ion implanter and 2) subjected to a high-temperature heat treatment in a heat treatment furnace to form a SIM0X structure having an S0I layer 3 'and a BOX layer 4'. As the predetermined dose, for example, when forming a SIM0X substrate in a low dose region using an acceleration voltage of oxygen ion implantation of 150 kV or more and 250 kV or less, a BOX layer of good quality is formed. to obtain the, 2 Xl0 1 7 cm- 2 or more 6 X 10 17 cm- 2 it is desirable to use the following dose. In the description of this specification, the above-described oxygen ion implantation and high-temperature heat treatment are referred to as first oxygen ion implantation and first high-temperature heat treatment, respectively.

図 2に示した本発明における第一の実施の形態においては、 図 1 の工程が完了した後、 基板を再度、 イオン注入機に搭載し、 3 ) 酸 素ィォン注入を、 注入酸素イオン分布のピークが既に形成されてい る BOX 層 4 ' の下部に配置されるよ うな加速電圧を用いて実施し、 酸素イオン注入領域 2を形成する。 その後、 基板をイオン注入機か ら取り出し、 4 ) 熱処理炉にて高温熱処理を行ない、 S0I 層 3 と B0 X 層 4を備えた SIM0X 構造を形成する。 本明細書の説明においては 、 上記の酸素イオン注入、 高温熱処理をそれぞれ二回目の酸素ィォ ン注入、 二回目の高温熱処理とする。 図 2の方法によれば、 二回目に注入された酸素イオンは、 その後 に施される二回目の高温熱処理において、 既に形成されている BOX 層 4 ' に対して下側から凝集する。 その際、 よ り安定した凝集を実 現するためには、 二回目に注入された酸素ィオンの ドーズ量を一回 目の酸素イオンドーズ量を超えないようにすることが望ましい。 そ の場合、 二回目の高温熱処理の際に、 二回目に注入された酸素ィォ ンが独立して析出することなく、 優先的に既に形成されている BOX 層 4 ' に凝集することで析出が進むことになる。 また、 この第二の 酸素イオン注入から高温熱処理における析出過程は BOX 層 4 ' の上 部界面にはほとんど影響することなく進むため、 結果と して S0 I 層 の厚さ均一性は良好に維持されたまま BOX 層 4を厚くすることが可 能となる。 In the first embodiment of the present invention shown in FIG. 2, after the step of FIG. 1 is completed, the substrate is mounted on the ion implanter again. 3) Oxygen ion implantation is performed. The oxygen ion implantation region 2 is formed by using an accelerating voltage that is arranged below the BOX layer 4 ′ in which the peak has already been formed. Then, the substrate is removed from the ion implanter and 4) high-temperature heat treatment is performed in a heat treatment furnace to form a SIM0X structure having the S0I layer 3 and the B0X layer 4. In the description of this specification, the above-described oxygen ion implantation and high-temperature heat treatment are referred to as a second oxygen ion implantation and a second high-temperature heat treatment, respectively. According to the method of FIG. 2, the oxygen ions implanted for the second time are aggregated from below on the already formed BOX layer 4 ′ in the second high-temperature heat treatment performed thereafter. At this time, in order to realize more stable coagulation, it is desirable that the dose of oxygen ion injected second time does not exceed the dose of oxygen ion ion of the first time. In this case, during the second high-temperature heat treatment, the oxygen ions implanted the second time do not precipitate independently but preferentially aggregate in the already formed BOX layer 4 ′. Will advance. In addition, since the precipitation process from the second oxygen ion implantation to the high-temperature heat treatment proceeds with almost no effect on the upper interface of the BOX layer 4 ', the thickness uniformity of the SOI layer is maintained as a result. The BOX layer 4 can be made thicker as it is.

また、 良く知られているよ うに、 注入されたイオンが被注入材料 に及ぼす損傷は、 該ィオンが被注入材料中でエネルギーを失って減 速すると共に大きくなる。 そのため、 そのイオンが被注入材料にも たらす損傷の度合いは、 そのイオンが停止した位置の直上近傍で大 きくなる。 図 2の方法によれば、 二回目のイオン注入において基板 に発生する損傷は、 一回目の高温熱処理にて形成された BOX 層 4 ' の内部もしく はその下部に集中させることができる。 そのため、 既 に形成されている S0 I 層 3 ' への、 二回目の酸素イオン注入による 新たな損傷発生を抑制することが可能であり、 結果と して二回目の 高温熱処理後に形成される S0 I 層 3における貫通転位などの欠陥の 発生を抑制することが可能となる。  Also, as is well known, the damage caused by the implanted ions to the implanted material increases as the ions lose energy in the implanted material and slow down. Therefore, the degree of damage that the ions cause to the implanted material increases near the position where the ions stopped. According to the method of FIG. 2, the damage that occurs in the substrate during the second ion implantation can be concentrated inside or below the BOX layer 4 ′ formed by the first high-temperature heat treatment. Therefore, it is possible to suppress the occurrence of new damage due to the second implantation of oxygen ions into the already formed S0 I layer 3 ′, and as a result, the S0 formed after the second high-temperature heat treatment Generation of defects such as threading dislocations in the I layer 3 can be suppressed.

図 3に示した本発明における第二の実施の形態においては、 図 1 の工程が完了した後、 3 ) S0 I 層 3 ' の表面の一部を除去するこ と により S0 I 層を薄くする。 その後、 基板を再度、 イオン注入機に搭 載し、 4 ) 図 2 と同様に酸素イオン注入を、 注入酸素イオン分布の ピークが既に形成されている BOX 層 4 ' の下部に配置されるよ うな 加速電圧を用いて実施する。 その後、 基板をイオン注入機から取り 出し、 熱処理炉にて高温熱処理を行ない、 S0 I 層 3 と BOX 層 4を備 えた S I M0X 構造を形成する。 In the second embodiment of the present invention shown in FIG. 3, after the step of FIG. 1 is completed, 3) the S0 I layer is thinned by removing a part of the surface of the S0 I layer 3 '. . After that, the substrate was mounted on the ion implanter again. 4) Oxygen ion implantation was performed in the same manner as in FIG. This is performed using an accelerating voltage that is located below the BOX layer 4 'where the peak has already been formed. After that, the substrate is taken out of the ion implanter and subjected to a high-temperature heat treatment in a heat treatment furnace to form a SIM0X structure having a SOI layer 3 and a BOX layer 4.

図 3の方法によれば、 図 2の方法に比べて二回目の酸素イオン注 入に用いる加速電圧を、 一回目の注入に用いた値からそれほど変更 しなく とも所望の位置への酸素イオン注入が可能となる。 そのため 、 使用するイオン注入機の性能範囲にて、 二回の注入における加速 電圧の組み合わせ自由度が大きくなるため、 最終的に得られる S0 I 層ノ BOX 層の厚さの自由度を拡大することが可能となる。 またィォ ン注入機の条件変更に伴う負荷も軽減される。 尚、 二回目のイオン 注入の前に実施する S0 I 層表面の一部を除去する方法としては、 反 応性イオンエッチング、 フッ硝酸混合液を用いるエッチング、 機械 研磨などの手法が適用できる。  According to the method of FIG. 3, compared to the method of FIG. 2, the oxygen ion implantation to the desired position can be performed without changing the accelerating voltage used for the second oxygen ion implantation from the value used for the first implantation. Becomes possible. Therefore, within the performance range of the ion implanter to be used, the degree of freedom of the combination of the accelerating voltage in the two implantations is increased. Becomes possible. In addition, the load associated with changing the conditions of the ion injector is reduced. As a method for removing a part of the SOI layer surface before the second ion implantation, a method such as reactive ion etching, etching using a mixed solution of hydrofluoric-nitric acid, and mechanical polishing can be applied.

図 4に示した本発明における第三の実施の形態においては、 図 1 の工程が完了した後、 3 ) S0 I 層 3 ' の表面に熱酸化層 5を形成し 、 4 ) その後、 該酸化層を除去する。 この酸化層を除去する方法と しては、 酸化層のみを溶解する溶剤などを使用できる。 続いて、 5 ) 図 2 と同様にィオン注入、 6 ) 熱処理を施し、 S0 I 層 3 と BOX 層 4を備えた S IM0X 構造を形成する。 この方法においても、 第二の実 施の形態で説明したのと同様の効果が期待できる。  In the third embodiment of the present invention shown in FIG. 4, after the step of FIG. 1 is completed, 3) a thermal oxide layer 5 is formed on the surface of the S0I layer 3 ', and 4) Remove the layer. As a method for removing the oxide layer, a solvent or the like that dissolves only the oxide layer can be used. Subsequently, 5) ion implantation as in FIG. 2 and 6) heat treatment are performed to form a SIM0X structure including the SOI layer 3 and the BOX layer 4. Also in this method, the same effect as that described in the second embodiment can be expected.

尚、 図 2〜 4に示した本発明における第 第三の実施例におい ては、 一回目の酸素ィオン注入の前にシリ コン基板表面にあらかじ め酸化層を形成しておき、 一回目の酸素イオン注入、 もしくはその 直後に実施される高温熱処理後にその酸化層を上記のように溶剤を 用いて除去しても良い。 また、 その場合、 表面に形成した酸化層が 酸素イオン注入中のスパッタ リ ングによ り消失しないためには、 そ の厚さを 30nm以上とすることがよ り望ましい。 一方、 高温熱処理後 に S0I 層を得るためには、 前記表面酸化層厚さは最大でも 400nm程 度に抑える必要がある。 In the third embodiment of the present invention shown in FIGS. 2 to 4, an oxide layer was previously formed on the surface of the silicon substrate before the first oxygen ion implantation, and the first The oxide layer may be removed using a solvent as described above after oxygen ion implantation or after a high-temperature heat treatment performed immediately thereafter. In this case, the oxide layer formed on the surface must be removed by sputtering during oxygen ion implantation. It is more desirable that the thickness be 30 nm or more. On the other hand, in order to obtain the S0I layer after the high-temperature heat treatment, the thickness of the surface oxide layer must be suppressed to about 400 nm at the maximum.

また、 図 2〜 4に示した本発明における第一〜第三の実施例では 、 酸素イ オン注入と しては合計 2回の例を示したが、 S0I 層が消失 しない限りにおいては、 S0I 層の一部除去とそれに続く酸素イ オン 注入、 および高温熱処理を繰り返し実施しても良い。 前述と同様に 、 酸素イオン注入の加速電圧と して 150kV以上 250kV以下を用い、 ドーズ量と して 2 X l017cm—2以上 6 X 1017 cm—2以下を用いた場合に は、 S0I 層表面もしくはシリ コ ン単結晶表面の除去深さの合計は、 本発明の効果を得るためには 20nm以上、 S0I 層を消失させないため には 300nm以下とすることが望ましい。 また、 その場合に最終的に 得られる S0I 層の厚さは 400nm程度を上限と して、 それ以下の厚さ については工程条件を調整することによ り、 S0I 層自体が消失しな い範囲の任意の厚さが形成可能となる。 Further, in the first to third embodiments of the present invention shown in FIGS. 2 to 4, oxygen ion implantation is performed twice in total, but as long as the S0I layer does not disappear, S0I The partial removal of the layer, the subsequent oxygen ion implantation, and the high-temperature heat treatment may be repeatedly performed. As described above, when the acceleration voltage of oxygen ion implantation is 150 kV or more and 250 kV or less and the dose is 2 × 10 17 cm— 2 or more and 6 × 10 17 cm— 2 or less, S0I The total removal depth of the layer surface or the silicon single crystal surface is desirably 20 nm or more in order to obtain the effect of the present invention, and 300 nm or less in order not to lose the SOI layer. In this case, the thickness of the finally obtained S0I layer is limited to about 400 nm, and the thickness below that is adjusted by adjusting the process conditions so that the S0I layer itself does not disappear. Can be formed.

また、 図 2〜 4に示した本発明における第一〜第三の実施の形態 においては、 BOX 層の厚さが増加することによ り、 BOX 層のピンホ ール欠陥、 絶縁耐圧などの品質も改善される。 改善の度合いは二回 目以降の酸素ィォン注入における ドーズ量の合計が增加するにつれ 大きくなるが、 これらの BOX 層の品質において明確な改善効果を得 るには、 二回目以降の酸素イオンの ドーズ量の合計が少なく とも 0 . lxl017cm—2以上、 より好ましくは 0.5xl017cm—2以上であること が望ましい。 In addition, in the first to third embodiments of the present invention shown in FIGS. 2 to 4, the thickness of the BOX layer is increased to improve the quality of the BOX layer, such as pinhole defects and dielectric strength. Is also improved. The degree of improvement increases as the total dose in the second and subsequent oxygen ion implantations increases.However, in order to obtain a clear improvement in the quality of these BOX layers, the dose of oxygen ions in the second and subsequent injections must be increased. It is desirable that the total amount be at least 0.1 × 10 17 cm— 2 or more, more preferably 0.5 × 10 17 cm— 2 or more.

また、 本発明における酸素イオン注入を実施する装置に関しては 、 酸素イオンに電圧を印加して加速させた後に、 シリ コ ンウェハの 表面から注入することが可能であれば良く、 その装置形態、 イオン 注入方式などについては特に限定するものではない。 また、 本発明の S I MOX 基板製造における一回目の酸素イオン注入 条件については、 低ドーズ領域での条件を既に示したが、 特にこれ に限定されるものではなく、 それよ り ドーズ量の多い、 いわゆる中 ドーズ領域あるいは高ドーズ領域の条件を用いても良いが、 BOX 層 厚膜化、 ピンホール欠陥や絶縁耐圧などの BOX 品質改善の観点から は、 それらの改善要求度合いが大きい低ドーズ領域の条件を用いた 場合に本発明を適用すると、 より大きな効果が期待できる。 また、 一回目の酸素イオン注入、 第二回目以降の酸素イオン注入のそれぞ れを複数回に分けて実施しても良い。 S0 I 層の結晶欠陥低減の観点 からは、 少なく とも一回目のイオン注入中の基板温度は 500°C〜60 0°C 程度の温度とすることが望ましい。 Further, as for the apparatus for performing oxygen ion implantation in the present invention, it is sufficient that oxygen ions can be implanted from the surface of a silicon wafer after acceleration by applying a voltage to the oxygen ions. The method is not particularly limited. In addition, the conditions for the first oxygen ion implantation in the production of the SI MOX substrate according to the present invention have already been described in the low dose region, but are not particularly limited thereto. The so-called medium-dose region or high-dose region condition may be used.However, from the viewpoint of improving the BOX quality such as thicker BOX layer, If the present invention is applied when conditions are used, a greater effect can be expected. Further, each of the first oxygen ion implantation and the second and subsequent oxygen ion implantations may be performed in plural times. From the viewpoint of reducing crystal defects in the SOI layer, it is desirable that the substrate temperature during the first ion implantation be at least about 500 ° C to 600 ° C.

高温熱処理を行う装置に関しては、 所望の温度での熱処理が所望 の時間実施可能であれば、 特に限定されるものではない。 好ましく 用いられる装置と しては、 代表的には、 高温熱処理炉が挙げられる が、 処理温度、 処理時間などの性能が満足されれば、 ランプアニー ル炉でも処理可能である。 熱処理炉での処理温度、 処理時間以外の 条件、 例えば、 挿入温度、 昇温速度、 降温速度、 などについては特 に制限はなく、 また、 昇温、 降温を複数段と しても良い。  The apparatus for performing the high-temperature heat treatment is not particularly limited as long as the heat treatment at a desired temperature can be performed for a desired time. As a device that is preferably used, a high-temperature heat treatment furnace is typically mentioned, but a lamp annealing furnace can be used if the performance such as a processing temperature and a processing time is satisfied. Conditions other than the processing temperature and the processing time in the heat treatment furnace, such as the insertion temperature, the heating rate, and the cooling rate, are not particularly limited, and the heating and cooling may be performed in multiple stages.

高温熱処理条件については、 注入がもたらすダメージを除去し、 品質良好な S0 I 構造を得るためには、 1300°C以上シリ コンの融点未 滴の温度を用いるのが望ましいが、 特にこれに限定されるものでは ない。 雰囲気は不活性ガスを用いた非酸化性雰囲気、 もしく はそれ に微量の酸素を添加した雰囲気がダメージ除去には望ましいが、 特 にそれに限定されるものではなく、 酸化性雰囲気でも良い。 不活性 ガスと しては代表的にはアルゴン、 窒素などが用いられるが、 特に これらに限定されるものではない。 またこの高温熱処理に引き続き 、 高温酸化処理を施しても良い。 実施例 Regarding high-temperature heat treatment conditions, in order to remove damage caused by implantation and obtain a high-quality SOI structure, it is desirable to use a temperature of 1300 ° C or higher but not exceeding the melting point of silicon, but it is particularly limited to this. It is not something. The atmosphere is preferably a non-oxidizing atmosphere using an inert gas or an atmosphere to which a small amount of oxygen has been added for damage removal, but is not particularly limited to this, and may be an oxidizing atmosphere. As the inert gas, argon, nitrogen or the like is typically used, but it is not particularly limited to these. A high-temperature oxidation treatment may be performed subsequent to the high-temperature heat treatment. Example

本発明による実施例を以下に図 1〜 4の模式断面図を用いて説明 する。  An embodiment according to the present invention will be described below with reference to the schematic sectional views of FIGS.

図 1 に示した工程に従って、 P型の (100 ) シリ コ ン基板の表面 に、 酸素イオンを加速電圧 180kVにて注入量 4 X l 01 7 cm— 2まで注入 を実施した。 注入時の基板温度は結晶性維持の観点から 600°Cを用 いた。 続いて、 基板をイオン注入機から取り出し、 熱処理炉にて 13 00°C以上の温度にて 6時間の熱処理を施し、 S IM0X 構造を形成した 。 熱処理はアルゴンに 1 %以下の酸素を混合した雰囲気にて行った 。 炉から取り出した基板の構造を分光ェリブソメ ト リ にて評価した ところ、 S0 I 層の厚さは約 340nm、 BOX 層の厚さは 85nmであった。 図 2に示した本発明における第一の実施の形態による第一の実施 例においては、 図 1の工程が完了した後、 基板を再度、 イオン注入 機に搭載し、 酸素イオンを加速電圧 210kVにて注入量 2 X l 01 7 cm—2 まで注入を実施した。 注入時の基板温度は一回目の注入と同様に、According to the process shown in FIG. 1, oxygen ions were implanted into the surface of the P-type (100) silicon substrate at an acceleration voltage of 180 kV to a dose of 4 × 10 17 cm− 2 . The substrate temperature during implantation was set at 600 ° C from the viewpoint of maintaining crystallinity. Subsequently, the substrate was taken out of the ion implanter and subjected to a heat treatment at a temperature of 1300 ° C. or more for 6 hours in a heat treatment furnace to form a SIM0X structure. The heat treatment was performed in an atmosphere in which 1% or less of oxygen was mixed with argon. When the structure of the substrate taken out of the furnace was evaluated by spectroscopic measurement, the thickness of the SOI layer was about 340 nm and the thickness of the BOX layer was 85 nm. In the first example according to the first embodiment of the present invention shown in FIG. 2, after the step of FIG. 1 is completed, the substrate is mounted on the ion implanter again, and oxygen ions are accelerated to an acceleration voltage of 210 kV. The injection was performed to an injection amount of 2 × 10 17 cm− 2 . The substrate temperature at the time of implantation is the same as in the first implantation,

600°Cを用いた。 この後、 基板をイオン注入機から取り出し、 熱処 理炉にて 1300°C以上の温度にて 6時間、 アルゴンに 1 %以下の酸素 を添加した雰囲気にて熱処理を行った。 熱処理後、 炉から取り出し たサンプルを前述と同様に分光エリ プソメ ト リにて評価したところ 、 S0 I 層の厚さが約 280nm、 BOX 層の厚さは 130nmであった。 600 ° C was used. Thereafter, the substrate was taken out of the ion implanter and heat-treated in a heat treatment furnace at a temperature of 1300 ° C or higher for 6 hours in an atmosphere in which 1% or less oxygen was added to argon. After heat treatment, the sample taken out of the furnace was evaluated by spectroscopic ellipsometry in the same manner as described above. The thickness of the SOI layer was about 280 nm and the thickness of the BOX layer was 130 nm.

図 3に示した本発明における第二の実施の形態による第二の実施 例においては、 図 1の工程が完了した後、 S0 I 層表面を弗硝酸混合 溶液を用いて、 約 120nmの深さまでエッチングを行い、 S0 I 層厚を 約 200nmと した。 その後、 基板を再度、 イオン注入機に搭載し、 酸 素イ オンを加速電圧 190kVにて注入量 2 X l 01 7 cm— 2まで注入を実施 した。 注入時の基板温度は一回目の注入と同様に、 600°Cを用いた 。 その後、 基板をイオン注入機から取り出し、 熱処理炉にて 1300°C 以上の温度にて 6時間、 アルゴンに 1 %以下の酸素を添加した雰囲 気にて熱処理を行った。 熱処理後、 炉から取り出した基板を前述と 同様に分光エリプソメ ト リにて評価したところ、 S0 I 層の厚さが約 160nm、 BOX 層の厚さは 130nmであった。 In the second embodiment according to the second embodiment of the present invention shown in FIG. 3, after the step of FIG. 1 is completed, the surface of the SOI layer is brought to a depth of about 120 nm using a mixed solution of hydrofluoric and nitric acid. Etching was performed to reduce the thickness of the SOI layer to about 200 nm. Thereafter, the substrate was mounted on the ion implanter again, and oxygen ions were implanted at an acceleration voltage of 190 kV to an injection amount of 2 × 10 17 cm− 2 . The substrate temperature at the time of implantation was 600 ° C as in the first implantation. . Thereafter, the substrate was taken out of the ion implanter and heat-treated in a heat treatment furnace at a temperature of 1300 ° C or more for 6 hours in an atmosphere in which 1% or less oxygen was added to argon. After the heat treatment, the substrate removed from the furnace was evaluated by spectroscopic ellipsometry in the same manner as described above. The thickness of the SOI layer was about 160 nm, and the thickness of the BOX layer was 130 nm.

図 4に示した本発明における第三の実施の形態による第三の実施 例においては、 図 1の工程が完了した後、 S0 I 層表面に約 270nmの 厚さの熱酸化層を 1000°C以上の温度で形成し、 その後、 弗酸溶液を 用いて酸化層を除去した。 その結果、 S0 I 層としては約 220nmの厚 さが残された。 その後、 第二の実施例と同様の条件にてイオン注入 、 熱処理を施した。 最終的に得られた各層の厚さは、 S0 I 層の厚さ が約 160nm、 BOX 層の厚さは 130nmであった。  In the third example according to the third embodiment of the present invention shown in FIG. 4, after the step of FIG. 1 is completed, a thermal oxide layer having a thickness of about 270 nm is formed on the SOI layer surface at 1000 ° C. After forming at the above temperature, the oxide layer was removed using a hydrofluoric acid solution. As a result, a thickness of about 220 nm was left as the SOI layer. Thereafter, ion implantation and heat treatment were performed under the same conditions as in the second embodiment. The thickness of each layer finally obtained was about 160 nm for the SOI layer and about 130 nm for the BOX layer.

得られたサンプル基板について、 BOX 層の品質を比較評価した。 評価に当たっては、 上記の三通りの実施例のサンプルの他、 図 1の 工程にて製造した従来例、 また、 図 1 の工程にて酸素イオン注入を 、 実施例における注入総量と同じ 6 X 101 7 cm— 2の注入量にて実施し た比較例も合わせて評価した。 The quality of the BOX layer was compared and evaluated for the obtained sample substrates. In the evaluation, in addition to the samples of the above three examples, the conventional example manufactured in the process of FIG. 1 and the oxygen ion implantation in the process of FIG. A comparative example performed at an injection amount of 17 cm- 2 was also evaluated.

BOX 層のピンホール欠陥については、 銅電析法によ り評価した。 サンプルは銅イオンを含むメ ツキ液に基板表面のみが接触するよう に浸し、 基板裏面を電気陰極に接触させ、 メ ツキ液中に電気陽極を 配置した。 その後、 両電極間に、 BOX 層自体は破壊しない 10 V程度 の低電圧を印加することによ り、 BOX 層にピンホールのある部分の 直上の基板表面に銅電析物を発生させ、 その数を計数することによ り BOX 層中のピンホール密度を評価した。 図 5に従来例、 第一の実 施例、 第二の実施例、 第三の実施例、 比較例の各サンプルにおける ピンホール密度を示す。 従来例に比較して、 第一の実施例、 第二の 実施例、 第三の実施例、 および比較例においてはピンホール密度が ほぼ 1 / 5に低減されており、 酸素注入量総計の増加にともなって ピンホール数が減少していることが分かった。 Pinhole defects in the BOX layer were evaluated by copper electrodeposition. The sample was immersed in a plating solution containing copper ions so that only the front surface of the substrate was in contact, the back surface of the substrate was brought into contact with an electric cathode, and an electric anode was placed in the plating solution. Then, by applying a low voltage of about 10 V between the two electrodes, which does not destroy the BOX layer itself, copper deposits are generated on the substrate surface immediately above the pinhole in the BOX layer. The pinhole density in the BOX layer was evaluated by counting the number. FIG. 5 shows the pinhole densities of the samples of the conventional example, the first embodiment, the second embodiment, the third embodiment, and the comparative example. Compared to the conventional example, the pinhole density in the first embodiment, the second embodiment, the third embodiment, and the comparative example is lower. The number was reduced to almost 1/5, and it was found that the number of pinholes decreased with the increase in the total amount of oxygen injected.

続いて、 各サンプルの BOX 層の耐圧評価を行った。 リ ソグラフィ およびエッチングによ り S0 I 層を l mm2 の面積に分割し、 その表面 に A1電極を真空蒸着によ り形成した。 もう一方の電極と して基板裏 面に Au膜を真空蒸着によ り形成した。 A1電極と基板裏面の Au電極間 に電圧を加えることによ り BOX 層に電界を印加し、 その際に流れる 電流を測定することによ り、 BOX 層の破壊電界を評価した。 尚、 電 界値は両電極間に印加した電圧を BOX 層厚で除することによ り算出 した。 Subsequently, the withstand voltage of the BOX layer of each sample was evaluated. Dividing the S0 I layer Ri by the re lithography and etching an area of l mm 2, the A1 electrode was formed Ri by the vacuum deposition on the surface. An Au film was formed on the back surface of the substrate by vacuum evaporation as the other electrode. An electric field was applied to the BOX layer by applying a voltage between the A1 electrode and the Au electrode on the back of the substrate, and the electric current flowing at that time was measured to evaluate the breakdown electric field of the BOX layer. The electric field value was calculated by dividing the voltage applied between both electrodes by the BOX layer thickness.

図 6に従来例、 第一の実施例、 第二の実施例、 第三の実施例、 比 較例における BOX 層の破壊電界強度を示す。 従来例に比べて第一の 実施例、 第二の実施例、 第三の実施例では BOX 層の破壊電界強度が 向上していることが分かる。 一方、 第 第三の実施例と同一の ド ーズ量にて製造した比較例においては、 BOX 層の絶縁耐圧特性が従 来例よ り も低下していることが分かった。 これは、 単純に酸素ィォ ンの ドーズ量を増加させたことによ り、 BOX 層中のシリ コ ン島が増 加し、 かえって絶縁耐圧を低下させたものと考えられる。  Fig. 6 shows the breakdown electric field strength of the BOX layer in the conventional example, the first example, the second example, the third example, and the comparative example. It can be seen that the breakdown electric field strength of the BOX layer is improved in the first embodiment, the second embodiment, and the third embodiment as compared with the conventional example. On the other hand, in the comparative example manufactured with the same dose as that of the third example, it was found that the withstand voltage characteristics of the BOX layer were lower than the conventional example. This is considered to be due to the fact that simply increasing the dose of oxygen ions increased the number of silicon islands in the BOX layer, thereby lowering the dielectric strength.

図 7にはエッチピッ トによ り評価した、 各サンプルの S0 I 層の欠 陥密度を示す。 従来例と比較して、 第一の実施例、 第二の実施例、 第三の実施例においては、 ィオン注入が追加されているにもかかわ らず、 欠陥密度が同じレベルに抑えられていることが分かる。 一方 、 第一の実施例、 第二の実施例、 第三の実施例と同じ量の酸素ィォ ンを一度に注入した比較例では、 S0 I 層の欠陥密度が 2桁増加して おり、 注入イオン量の増加に伴ってダメージ量が増加していること が示されている。 この結果は、 第一の実施例、 第二の実施例、 第三 の実施例においては、 二回目の酸素ィオン注入が一回目の熱処理に よ り形成された BOX 層の下側に施されるため、 その際に発生するダ メージの大半は BOX 層の内部もしくはその下部に導入される結果、 最終的に得られる S0 I 層への欠陥生成の影響が低減されたと して理 解できる。 Figure 7 shows the defect density of the S0I layer of each sample evaluated by the etch pit. Compared to the conventional example, the defect density is suppressed to the same level in the first embodiment, the second embodiment, and the third embodiment despite the addition of ion implantation. You can see that. On the other hand, in the comparative example in which the same amount of oxygen ions as in the first embodiment, the second embodiment, and the third embodiment was injected at one time, the defect density of the SOI layer increased by two orders of magnitude. It is shown that the amount of damage increases with an increase in the amount of implanted ions. This result indicates that in the first embodiment, the second embodiment, and the third embodiment, the second oxygen ion implantation is performed in the first heat treatment. Since most of the damage generated at this time is introduced inside or below the BOX layer as a result of being applied to the lower side of the formed BOX layer, defects in the SOI layer finally obtained as a result of being introduced into or below the BOX layer It can be understood that the effect of generation has been reduced.

以上の結果を総合すると、 本発明を用いた第一の実施例、 第二の 実施例、 第三の実施例においては、 従来例と比較して BOX 層の厚膜 化がなされ、 BOX 層のピンホール低減、 絶縁耐圧向上が実現されて いる一方、 S0 I 層の欠陥の増加は、 酸素イ オン注入量を増加したに もかかわらず、 抑制されていることが分かる。 産業上の利用可能性  Summarizing the above results, in the first embodiment, the second embodiment, and the third embodiment using the present invention, the thickness of the BOX layer is increased as compared with the conventional example, and the BOX layer is thickened. It can be seen that while pinhole reduction and dielectric strength improvement have been achieved, the increase in defects in the SOI layer has been suppressed despite the increased oxygen ion implantation. Industrial applicability

以上に説明したように、 本発明によれば、 S I M0X 基板の製造にお いて、 従来の技術によ り製造された S I M0X 基板に対し、 追加の酸素 注入を、 注入酸素分布の最大位置がそれまでに形成されている BOX 層とその下部の基板との界面よ り も下側に配置されるようにして実 施し、 その後高温熱処理を施すことによ り、 従来法によ り製造され た S I M0X 基板に比べ、 厚い BOX 層を高品質に製造することが可能と なる。  As described above, according to the present invention, in the manufacture of the SI M0X substrate, additional oxygen implantation is performed on the SI M0X substrate manufactured by the conventional technology, and the maximum position of the implanted oxygen distribution is changed. It is manufactured by the conventional method by applying it so that it is located below the interface between the BOX layer formed up to that point and the substrate below it, and then performing high-temperature heat treatment. Compared to SI M0X substrates, it is possible to manufacture thicker BOX layers with higher quality.

Claims

請 求 の 範 囲 The scope of the claims 1 . シリ コン基板に酸素イオンを注入し、 その後高温熱処理を施 すことによ り、 埋め込み酸化層及び表面シリ コ ン層を形成する S I M0 X 基板の製造方法において、 酸素イオン注入後に高温熱処理を実施 して埋め込み酸化層を形成した後に、 さらに酸素イオン注入を、 注 入酸素分布の最大位置がそれまでに形成されている埋め込み酸化層 とその下部の基板との界面より も下側に配置されるよ うに実施し、 その後高温熱処理を実施することを特徴とする S IM0X 基板の製造方 法。 1. In the method of manufacturing a SIMOX substrate that forms a buried oxide layer and a surface silicon layer by implanting oxygen ions into a silicon substrate and then performing high-temperature heat treatment, the high-temperature heat treatment is performed after oxygen ion implantation. After the buried oxide layer is formed by performing the above, oxygen ion implantation is further performed, and the maximum position of the implanted oxygen distribution is located below the interface between the buried oxide layer formed up to that point and the substrate below it. A method for manufacturing a SIM0X substrate, characterized in that a high-temperature heat treatment is performed after that. 2 . シリ コン基板に酸素イオンを注入し、 その後高温熱処理を施 すことによ り、 埋め込み酸化層及び表面シリ コン層を形成する S I M0 X 基板の製造方法において、 酸素イオン注入後に高温熱処理を実施 して埋め込み酸化層を形成した後に、 さ らに酸素イオン注入を、 そ の酸素イオン注入ドーズ量がそれまでに行われた酸素イオン注入の ドーズ量の合計を超えないようにし、 注入酸素分布の最大位置がそ れまでに形成されている埋め込み酸化層とその下部の基板との界面 よ り も下側に配置されるよ うに実施し、 その後高温熱処理を実施す ることを特徴とする S IM0X 基板の製造方法。  2. Injection of oxygen ions into the silicon substrate followed by high-temperature heat treatment, the high-temperature heat treatment is performed after the oxygen ions are implanted in the method of manufacturing the SIMOX substrate that forms the buried oxide layer and the surface silicon layer. After the formation of the buried oxide layer, the oxygen ion implantation is further performed so that the dose of the oxygen ion implantation does not exceed the sum of the doses of the oxygen ion implantation performed up to that time. The maximum position of the S is located below the interface between the buried oxide layer formed up to that point and the substrate under the buried oxide layer, followed by high-temperature heat treatment. IM0X Substrate manufacturing method. 3 . シリ コン基板に酸素イ オンを注入し、 その後高温熱処理を施 すことによ り、 埋め込み酸化層及び表面シリ コン層を形成する S I M0 X 基板の製造方法において、 酸素イオン注入後に高温熱処理を実施 して埋め込み酸化層を形成した後に、 さ らに酸素イオン注入を、 前 の酸素イオン注入に用いた加速エネルギーとこの酸素ィオン注入に 用いる加速エネルギーとが異なるようにし、 注入酸素分布の最大位 置がそれまでに形成されている埋め込み酸化層とその下部の基板と の界面よ り も下側に配置されるよ うに実施し、 その後高温熱処理を 実施することを特徴とする S IM0X 基板の製造方法。 3. By implanting oxygen ions into the silicon substrate and then subjecting it to high-temperature heat treatment, the high-temperature heat treatment is performed after the oxygen ions are implanted in the method of manufacturing a SIMOX substrate that forms a buried oxide layer and a surface silicon layer. After the buried oxide layer is formed by performing the oxygen ion implantation, the acceleration energy used for the previous oxygen ion implantation is made different from the acceleration energy used for the oxygen ion implantation, so that the maximum distribution of the implanted oxygen is increased. The position is lower than the interface between the buried oxide layer formed up to that point and the substrate below, and then high-temperature heat treatment is performed. A method for manufacturing a SIM0X substrate, the method comprising: 4 . シ リ コ ン基板に酸素イオンを注入し、 その後高温熱処理を施 すことによ り、 埋め込み酸化層及び表面シリ コ ン層を形成する S I M0 X 基板の製造方法において、 酸素イオン注入後に高温熱処理を実施 して埋め込み酸化層を形成した後に、 さ らに酸素イオン注入を、 そ の酸素イオン注入ドーズ量が、 それまでに行われた酸素イオン注入 の ドーズ量の合計を超えないようにすると共に、 前のイオン注入に 用いた加速エネルギーとこの酸素イオン注入に用いる加速エネルギ 一とが異なるようにして、 注入酸素分布の最大位置がそれまでに形 成されている埋め込み酸化層とその下部の基板との界面より も下側 に配置されるように実施し、 その後高温熱処理を実施することを特 徴とする S IM0X 基板の製造方法。  4. Oxygen ions are implanted into the silicon substrate and then subjected to a high-temperature heat treatment to form a buried oxide layer and a surface silicon layer. After the buried oxide layer is formed by performing the high-temperature heat treatment, oxygen ion implantation is further performed so that the dose of the oxygen ion implantation does not exceed the total dose of the oxygen ion implantation performed up to that time. At the same time, the acceleration energy used for the previous ion implantation is different from the acceleration energy used for this oxygen ion implantation, so that the maximum position of the implanted oxygen distribution and the lower part of the buried oxide layer have been formed. A method for manufacturing a SIM0X substrate, characterized in that the substrate is placed below the interface with the substrate, and then a high-temperature heat treatment is performed. 5 . シリ コ ン基板に酸素イ オンを注入し、 その後高温熱処理を施 すことによ り、 埋め込み酸化層及び表面シリ コン層を形成する S IM0 X 基板の製造方法において、 酸素イオン注入後に高温熱処理を実施 して埋め込み酸化層を形成した後に、 既に形成されている表面シリ コン層の表面を一部除去し、 さらに酸素イオン注入を、 注入酸素分 布の最大位置がそれまでに形成されている埋め込み酸化層とその下 部の基板との界面より も下側に配置されるよ うに実施し、 その後高 温熱処理を実施することを特徴とする S I M0X 基板の製造方法。  5. By implanting oxygen ions into the silicon substrate and then subjecting the silicon substrate to high-temperature heat treatment, the method of manufacturing the SIMOX substrate forming the buried oxide layer and the surface silicon layer has a high temperature after oxygen ion implantation. After the heat treatment to form the buried oxide layer, the surface of the already formed surface silicon layer is partially removed, and oxygen ion implantation is performed, and the maximum position of the implanted oxygen distribution has been formed up to that point. A method for producing a SIM0X substrate, comprising: placing the buried oxide layer below an interface between the buried oxide layer and a substrate below the buried oxide layer; and then performing a high-temperature heat treatment. 6 . シリ コ ン基板に酸素イオンを注入し、 その後高温熱処理を施 すことにより、 埋め込み酸化層及び表面シリ コン層を形成する S I M0 X 基板の製造方法において、 酸素イ オン注入後に高温熱処理を実施 して埋め込み酸化層を形成した後に、 既に形成されている表面シリ コ ン層の表面を一部除去し、 さらに酸素イオン注入を、 その酸素ィ オン注入 ドーズ量がそれまでに行われた酸素イオン注入の ドーズ量 の合計を超えないようにし、 注入酸素分布の最大位置がそれまでに 形成されている埋め込み酸化層とその下部の基板との界面よ り も下 側に配置されるよ うに実施し、 その後高温熱処理を実施することを 特徴とする S I M0X 基板の製造方法。 6. Oxygen ions are implanted into the silicon substrate and then subjected to a high-temperature heat treatment. In the method of manufacturing a SIMOX substrate that forms a buried oxide layer and a surface silicon layer, a high-temperature heat treatment is performed after the oxygen ions are implanted. After the formation of the buried oxide layer, the surface of the already formed surface silicon layer is partially removed, oxygen ions are further implanted, and the oxygen ion implantation dose is reduced to Do not exceed the total ion implantation dose, and make sure that the maximum position of the implanted oxygen distribution is A method for manufacturing a SI M0X substrate, wherein the method is performed so that the buried oxide layer is formed below an interface between the buried oxide layer and a substrate therebelow, and then a high-temperature heat treatment is performed. 7 . シリ コ ン基板に酸素イ オンを注入し、 その後高温熱処理を施 すことによ り、 埋め込み酸化層及び表面シリ コン層を形成する S I M0 X 基板の製造方法において、 酸素イオン注入後に高温熱処理を実施 して埋め込み酸化層を形成した後に、 既に形成されている表面シリ コ ン層の表面を一部除去し、 さらに酸素イオン注入を、 前の酸素ィ オン注入に用いる加速エネルギーとこの酸素イオン注入に用いる加 速エネルギーとが異なるようにし、 注入酸素分布の最大位置がそれ までに形成されている埋め込み酸化層とその下部の基板との界面よ り も下側に配置されるように実施し、 その後高温熱処理を実施する ことを特徴とする S IM0X 基板の製造方法。  7. Oxygen ions are implanted into the silicon substrate and then subjected to a high-temperature heat treatment, so that the buried oxide layer and the surface silicon layer are formed. After performing the heat treatment to form the buried oxide layer, the surface of the already formed surface silicon layer is partially removed, and oxygen ion implantation is performed using the acceleration energy used for the previous oxygen ion implantation and the oxygen energy. The acceleration energy used for ion implantation should be different, and the maximum position of the implanted oxygen distribution should be located below the interface between the buried oxide layer formed up to then and the substrate below it. And then performing a high-temperature heat treatment. 8 . シリ コ ン基板に酸素イオンを注入し、 その後高温熱処理を施 すことにより、 埋め込み酸化層及び表面シリ コン層を形成する S IM0 X 基板の製造方法において、 酸素イオン注入後に高温熱処理を実施 して埋め込み酸化層を形成した後に、 既に形成されている表面シリ コン層の表面を一部除去し、 さらに酸素イオン注入を、 その酸素ィ オン注入ドーズ量が、 それまでに行われた酸素イオン注入の ドーズ 量の合計を超えないようにすると共に、 前のイオン注入に用いた加 速エネルギーとこの酸素イオン注入に用いる加速エネルギーとが異 なるようにして、 注入酸素分布の最大位置がそれまでに形成されて いる埋め込み酸化層とその下部の基板との界面より も下側に配置さ れるように実施し、 その後高温熱処理を実施することを特徴とする S IM0X 基板の製造方法。  8. By implanting oxygen ions into the silicon substrate and then subjecting it to high-temperature heat treatment, high-temperature heat treatment is performed after oxygen ion implantation in the method of manufacturing a SIMOX substrate that forms a buried oxide layer and a surface silicon layer. After the buried oxide layer is formed, a part of the surface of the already formed surface silicon layer is removed, and oxygen ion implantation is further performed. The maximum position of the implanted oxygen distribution should be maintained so that the total dose of the implant does not exceed the acceleration energy used for the previous ion implantation and the acceleration energy used for this oxygen ion implantation. The heat treatment is performed so that the buried oxide layer is formed below the interface between the buried oxide layer and the substrate under the buried oxide layer. SIM0X Substrate manufacturing method. 9 . 前記表面シ リ コ ン層表面の除去方法が、 反応性物質を用いた エッチングで除去するか、 あるいは、 基板表面のシリ コ ンを酸化し て酸化膜を形成した後、 当該酸化膜を除去するか、 あるいは、 .表面 研磨で除去するかのいずれか 1つの方法であることを特徴とする請 求の範囲第 5項に記載の S I M0X 基板の製造方法。 9. The method of removing the surface silicon layer surface is to remove by etching using a reactive substance or to oxidize silicon on the substrate surface. The method according to claim 5, wherein the oxide film is formed by removing the oxide film, or the surface is polished. Substrate manufacturing method. 10. 前記表面シリ コ ン層表面の除去方法が、 反応性物質を用いた エッチングで除去するか、 あるいは、 基板表面のシリ コ ンを酸化し て酸化膜を形成した後、 当該酸化膜を除去するか、 あるいは、 表面 研磨で除去するかのいずれか 1つの方法であることを特徴とする請 求の範囲第 6項に記載の S IM0X 基板の製造方法。  10. The method for removing the surface silicon layer surface is to remove the oxide film by etching using a reactive substance or by oxidizing silicon on the substrate surface to form an oxide film. 7. The method for producing a SIM0X substrate according to claim 6, wherein the method is any one of the following methods: 11. 前記表面シリ コ ン層表面の除去方法が、 反応性物質を用いた エッチングで除去するか、 あるいは、 基板表面のシリ コ ンを酸化し て酸化膜を形成した後、 当該酸化膜を除去するか、 あるいは、 表面 研磨で除去するかのいずれか 1つの方法であることを特徴とする請 求の範囲第 7項に記載の S IM0X 基板の製造方法。  11. The method for removing the surface silicon layer surface is to remove by etching using a reactive substance, or to oxidize silicon on the substrate surface to form an oxide film, and then remove the oxide film. 8. The method for producing a SIM0X substrate according to claim 7, wherein the method is any one of the following methods. 12. 前記表面シリ コ ン層表面の除去方法が、 反応性物質を用いた エッチングで除去するか、 あるいは、 基板表面のシリ コンを酸化し て酸化膜を形成した後、 当該酸化膜を除去するか、 あるいは、 表面 研磨で除去するかのいずれか 1つの方法であることを特徴とする請 求の範囲第 8項に記載の S IM0X 基板の製造方法。  12. The method for removing the surface silicon layer surface is to remove by etching using a reactive substance or to oxidize silicon on the substrate surface to form an oxide film and then remove the oxide film. 9. The method for producing a SIM0X substrate according to claim 8, wherein the method is any one of: a method of removing by surface polishing. 13. 請求の範囲第 1項〜第 12項のいずれか 1項に記載の製造方法 によ り製造された S IM0X 基板であって、 該 S IM0X 基板の表面シリ コ ン層の厚さが 10nm以上、 400nm 以下、 かつ、 埋め込み酸化層の厚さ が 60nm以上、 250nm 以下であることを特徴とする S IM0X 基板。  13. A SIM0X substrate manufactured by the manufacturing method according to any one of claims 1 to 12, wherein a thickness of a surface silicon layer of the SIM0X substrate is 10 nm. A SIM0X substrate having a thickness of 400 nm or less and a buried oxide layer of 60 nm or more and 250 nm or less.
PCT/JP2002/003127 2001-03-28 2002-03-28 Production method for simox substrate and simox substrate Ceased WO2002080276A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP02707233A EP1376699B1 (en) 2001-03-28 2002-03-28 Production method for simox substrate and simox substrate
KR1020037012632A KR100664000B1 (en) 2001-03-28 2002-03-28 Method for Manufacturing SIOMO Substrate and SIOMO Substrate
US10/473,692 US7067402B2 (en) 2001-03-28 2002-03-28 Production method for SIMOX substrate and SIMOX substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001093227A JP2002289552A (en) 2001-03-28 2001-03-28 SIMOX substrate manufacturing method and SIMOX substrate
JP2001-93227 2001-03-28

Publications (1)

Publication Number Publication Date
WO2002080276A1 true WO2002080276A1 (en) 2002-10-10

Family

ID=18947588

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/003127 Ceased WO2002080276A1 (en) 2001-03-28 2002-03-28 Production method for simox substrate and simox substrate

Country Status (6)

Country Link
US (1) US7067402B2 (en)
EP (1) EP1376699B1 (en)
JP (1) JP2002289552A (en)
KR (1) KR100664000B1 (en)
TW (1) TW540105B (en)
WO (1) WO2002080276A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7704855B2 (en) * 2004-03-31 2010-04-27 International Business Machines Corporation Method for fabricating strained silicon-on-insulator structures and strained silicon-on-insulator structures formed thereby
CN106783725A (en) * 2016-12-27 2017-05-31 上海新傲科技股份有限公司 The preparation method of the substrate with insulating buried layer

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004119943A (en) * 2002-09-30 2004-04-15 Renesas Technology Corp Semiconductor wafer and method of manufacturing the same
JPWO2004083496A1 (en) * 2003-02-25 2006-06-22 株式会社Sumco Silicon wafer, method for producing the same, and method for growing silicon single crystal
JP4790211B2 (en) * 2003-06-13 2011-10-12 シルトロニック・ジャパン株式会社 SOI substrate, semiconductor substrate and manufacturing method thereof
US20060105559A1 (en) * 2004-11-15 2006-05-18 International Business Machines Corporation Ultrathin buried insulators in Si or Si-containing material
JP2007005563A (en) * 2005-06-23 2007-01-11 Sumco Corp SIMOX wafer manufacturing method
US7880204B2 (en) * 2006-10-02 2011-02-01 Massachusetts Institute Of Technology System and method for providing a high frequency response silicon photodetector
US8110890B2 (en) 2007-06-05 2012-02-07 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating semiconductor device isolation structure
US8022487B2 (en) * 2008-04-29 2011-09-20 Intel Corporation Increasing body dopant uniformity in multi-gate transistor devices
JP2010027959A (en) * 2008-07-23 2010-02-04 Sumco Corp Method for manufacturing high-resistance simox wafer
JP2010118382A (en) * 2008-11-11 2010-05-27 Sumco Corp Method of reducing crystal defect of simox wafer
US8030183B2 (en) * 2008-09-08 2011-10-04 Sumco Corporation Method for reducing crystal defect of SIMOX wafer and SIMOX wafer
JP2010062503A (en) * 2008-09-08 2010-03-18 Sumco Corp Method for reducing crystal defect of simox wafer and simox wafer
JP2010135538A (en) * 2008-12-04 2010-06-17 Sumco Corp Method of manufacturing bonded wafer
US20100193879A1 (en) * 2009-02-05 2010-08-05 Ming-Han Liao Isolation Region Implant and Structure
US8168507B2 (en) 2009-08-21 2012-05-01 International Business Machines Corporation Structure and method of forming enhanced array device isolation for implanted plate EDRAM
JPWO2011118205A1 (en) * 2010-03-26 2013-07-04 株式会社Sumco Manufacturing method of SOI wafer
CN102244080A (en) * 2011-06-28 2011-11-16 上海宏力半导体制造有限公司 Silicon-on-insulator (SOI) substrate structure and device
CN102244029A (en) * 2011-06-28 2011-11-16 上海宏力半导体制造有限公司 Manufacturing process of silicon-on-insulator substrate and manufacturing process of silicon-on-insulator device
CN102522362B (en) * 2011-12-14 2015-06-24 中国科学院微电子研究所 A Method for Improving the Anti-irradiation Performance of SOI Structure
US11721554B2 (en) * 2019-03-18 2023-08-08 Intel Corporation Stress compensation for wafer to wafer bonding

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4975126A (en) * 1987-06-15 1990-12-04 Commissariat A L'energie Atomique Process for the production of an insulating layer embedded in a semiconductor substrate by ionic implantation and semiconductor structure comprising such layer
JPH05291543A (en) 1992-04-15 1993-11-05 Fujitsu Ltd Manufacture of semiconductor device
US5395771A (en) 1992-03-31 1995-03-07 Sharp Kabushiki Kaisha Graded implantation of oxygen and/or nitrogen constituents to define buried isolation region in semiconductor devices
JPH07335847A (en) 1994-06-14 1995-12-22 Nippon Steel Corp Method for manufacturing silicon substrate having buried oxide film
EP0738004A1 (en) 1993-12-28 1996-10-16 Nippon Steel Corporation Method and device for manufacturing semiconductor substrate
JP2000150408A (en) * 1998-08-31 2000-05-30 Nec Corp SOI substrate and manufacturing method thereof

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4786608A (en) * 1986-12-30 1988-11-22 Harris Corp. Technique for forming electric field shielding layer in oxygen-implanted silicon substrate
JPH01117444A (en) 1987-10-29 1989-05-10 Nec Corp Supervision control system
JP2838444B2 (en) * 1991-02-05 1998-12-16 三菱電機株式会社 Method of forming buried insulating film in silicon substrate
JP3036619B2 (en) 1994-03-23 2000-04-24 コマツ電子金属株式会社 SOI substrate manufacturing method and SOI substrate
US6043166A (en) * 1996-12-03 2000-03-28 International Business Machines Corporation Silicon-on-insulator substrates using low dose implantation
US6069054A (en) * 1997-12-23 2000-05-30 Integrated Device Technology, Inc. Method for forming isolation regions subsequent to gate formation and structure thereof
JP3762144B2 (en) * 1998-06-18 2006-04-05 キヤノン株式会社 Method for manufacturing SOI substrate
JP2000082679A (en) * 1998-07-08 2000-03-21 Canon Inc Semiconductor substrate and manufacturing method thereof
US6180487B1 (en) * 1999-10-25 2001-01-30 Advanced Micro Devices, Inc. Selective thinning of barrier oxide through masked SIMOX implant
US6461933B2 (en) * 2000-12-30 2002-10-08 Texas Instruments Incorporated SPIMOX/SIMOX combination with ITOX option
JP2002231651A (en) * 2001-02-02 2002-08-16 Nippon Steel Corp SIMOX substrate and method of manufacturing the same
US6541356B2 (en) * 2001-05-21 2003-04-01 International Business Machines Corporation Ultimate SIMOX
US6737332B1 (en) * 2002-03-28 2004-05-18 Advanced Micro Devices, Inc. Semiconductor device formed over a multiple thickness buried oxide layer, and methods of making same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4975126A (en) * 1987-06-15 1990-12-04 Commissariat A L'energie Atomique Process for the production of an insulating layer embedded in a semiconductor substrate by ionic implantation and semiconductor structure comprising such layer
US5395771A (en) 1992-03-31 1995-03-07 Sharp Kabushiki Kaisha Graded implantation of oxygen and/or nitrogen constituents to define buried isolation region in semiconductor devices
JPH05291543A (en) 1992-04-15 1993-11-05 Fujitsu Ltd Manufacture of semiconductor device
EP0738004A1 (en) 1993-12-28 1996-10-16 Nippon Steel Corporation Method and device for manufacturing semiconductor substrate
JPH07335847A (en) 1994-06-14 1995-12-22 Nippon Steel Corp Method for manufacturing silicon substrate having buried oxide film
JP2000150408A (en) * 1998-08-31 2000-05-30 Nec Corp SOI substrate and manufacturing method thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1376699A4

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7704855B2 (en) * 2004-03-31 2010-04-27 International Business Machines Corporation Method for fabricating strained silicon-on-insulator structures and strained silicon-on-insulator structures formed thereby
US8450806B2 (en) 2004-03-31 2013-05-28 International Business Machines Corporation Method for fabricating strained silicon-on-insulator structures and strained silicon-on insulator structures formed thereby
CN106783725A (en) * 2016-12-27 2017-05-31 上海新傲科技股份有限公司 The preparation method of the substrate with insulating buried layer
CN106783725B (en) * 2016-12-27 2019-09-17 上海新傲科技股份有限公司 The preparation method of substrate with insulating buried layer

Also Published As

Publication number Publication date
US7067402B2 (en) 2006-06-27
EP1376699B1 (en) 2012-03-21
TW540105B (en) 2003-07-01
KR100664000B1 (en) 2007-01-03
KR20030089706A (en) 2003-11-22
EP1376699A1 (en) 2004-01-02
US20040171228A1 (en) 2004-09-02
EP1376699A4 (en) 2009-04-08
JP2002289552A (en) 2002-10-04

Similar Documents

Publication Publication Date Title
WO2002080276A1 (en) Production method for simox substrate and simox substrate
US6992025B2 (en) Strained silicon on insulator from film transfer and relaxation by hydrogen implantation
CN108028170B (en) Method for manufacturing bonded SOI wafer
US7972937B2 (en) Method for producing semiconductor substrate
JP3522482B2 (en) Method for manufacturing SOI substrate
WO1999039380A1 (en) Soi substrate and method for manufacturing the same
JPH11191617A (en) Manufacture of soi substrate
KR100765860B1 (en) Simox substrate and method for production thereof
JP3660469B2 (en) Manufacturing method of SOI substrate
JP4239676B2 (en) SOI wafer and manufacturing method thereof
KR100511654B1 (en) Simox substrate production process and simox substrate
JP4609026B2 (en) Manufacturing method of SOI wafer
JP2002231651A (en) SIMOX substrate and method of manufacturing the same
JP2003289051A (en) SIMOX substrate and method of manufacturing the same
JP3996732B2 (en) SIMOX substrate and manufacturing method thereof
KR100704146B1 (en) Manufacturing method of SOI substrate
JP2010027731A (en) Method of manufacturing simox wafer, and simox wafer
JP2001257329A (en) SIMOX substrate and method of manufacturing the same
KR100609382B1 (en) Manufacturing method of silicon on insulator wafer
KR100609377B1 (en) Manufacturing method of silicon on insulator wafer
JP2005175390A (en) Simox substrate and its manufacturing method
JP2002289819A (en) SIMOX substrate
JP2000068489A (en) SOI substrate and method of manufacturing the same
JPH1079356A (en) Manufacture of semiconductor substrate
JPH07335847A (en) Method for manufacturing silicon substrate having buried oxide film

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): KR SG US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002707233

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020037012632

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 10473692

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 2002707233

Country of ref document: EP