[go: up one dir, main page]

WO1999036872A8 - Method for simulating circuits using harmonic balance, and apparatus therefore - Google Patents

Method for simulating circuits using harmonic balance, and apparatus therefore

Info

Publication number
WO1999036872A8
WO1999036872A8 PCT/RU1998/000323 RU9800323W WO9936872A8 WO 1999036872 A8 WO1999036872 A8 WO 1999036872A8 RU 9800323 W RU9800323 W RU 9800323W WO 9936872 A8 WO9936872 A8 WO 9936872A8
Authority
WO
WIPO (PCT)
Prior art keywords
simulator
significant harmonics
harmonic balance
threshold
sum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/RU1998/000323
Other languages
French (fr)
Other versions
WO1999036872A1 (en
Inventor
Sergej Rusakov
Mark Gourary
Sergej Ulyanov
Michael Zarov
Kiran Gullapalli
Brian Mulvaney
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to PCT/RU1998/000323 priority Critical patent/WO1999036872A1/en
Publication of WO1999036872A1 publication Critical patent/WO1999036872A1/en
Publication of WO1999036872A8 publication Critical patent/WO1999036872A8/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
  • Complex Calculations (AREA)

Abstract

A simulator (100) uses a modified harmonic balance method (400) for analyzing circuit behavior. After receiving a node list (412), providing an initial vector (414) in a frequency domain, and formulating an equation system (416) with a Jacobian matrix, the simulator (100) determines most significant harmonics (500) by adding least significant harmonics to an intermediate sum S and comparing the sum S to a predetermined first threshold. The equation system is then solved for the most significant harmonics. If the calculated results are in a predefined relation to a second threshold, the calculation is repeated. The simulator (100) converts intermediate results to the time domain and provides steady state responses of the circuit.
PCT/RU1998/000323 1998-10-13 1998-10-13 Method for simulating circuits using harmonic balance, and apparatus therefore Ceased WO1999036872A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/RU1998/000323 WO1999036872A1 (en) 1998-10-13 1998-10-13 Method for simulating circuits using harmonic balance, and apparatus therefore

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/RU1998/000323 WO1999036872A1 (en) 1998-10-13 1998-10-13 Method for simulating circuits using harmonic balance, and apparatus therefore

Publications (2)

Publication Number Publication Date
WO1999036872A1 WO1999036872A1 (en) 1999-07-22
WO1999036872A8 true WO1999036872A8 (en) 2000-03-30

Family

ID=20130271

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/RU1998/000323 Ceased WO1999036872A1 (en) 1998-10-13 1998-10-13 Method for simulating circuits using harmonic balance, and apparatus therefore

Country Status (1)

Country Link
WO (1) WO1999036872A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113406885B (en) * 2021-06-04 2022-05-20 浙江大学 Converter-level instability defense method for direct-current power distribution network
CN115758784B (en) * 2022-11-30 2023-12-12 南方电网数字电网研究院有限公司 Large jacobian matrix low-time-consumption iteration method for supporting power system time domain simulation

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5666367A (en) * 1996-11-08 1997-09-09 Hewlett-Packard Company Method for simulating a circuit

Also Published As

Publication number Publication date
WO1999036872A1 (en) 1999-07-22

Similar Documents

Publication Publication Date Title
Martins The dominant pole spectrum eigensolver [for power system stability analysis]
Curgus et al. THE OPERATOR (sgnx)¿ IS SIMILAR TO A SELFADJOINT OPERATOR IN L2 (R)
WO2001035187A3 (en) State transition system and method in interactive computer-based training
TW346657B (en) Simulation device for time degradation of LSI and simulation method thereof
AU5896999A (en) Adaptive countermeasure selection method and apparatus
IE872345L (en) Method and apparatus for isolating faults in a digital logic¹circuit
WO2001042964A3 (en) Method and apparatus for structure prediction based on model curvature
WO2000016178A3 (en) Analytic network engine and spreadsheet interface system
WO2000031640A3 (en) Apparatus for and method of non-linear constraint optimization in storage system configuration
WO2003079160A3 (en) Virtual test market system and method
WO2001067208A3 (en) Method and apparatus for adaptive co-verification of software and hardware designs
EP0984373A3 (en) Apparatus and method for reduced-order modeling of time-varying systems and computer storage medium containing the same
Hernández et al. A new frequency domain approach for flicker evaluation of arc furnaces
WO2002093320A3 (en) Apparatus and method for validating a computer model
TW341680B (en) Circuit simulating method
WO1999036872A8 (en) Method for simulating circuits using harmonic balance, and apparatus therefore
WO1998018306A3 (en) Method and apparatus for generating a network topology
WO1999016158A3 (en) Time-domain circuit modeller
Stavridou et al. Formal specification and verification of hardware: A comparative case study
KR920020318A (en) Bidirectional socket excitation interface for logic simulator
GB2375857A (en) Method of designing a structural element
Gole Simulation tools for system transients: an introduction
SE0002050D0 (en) System protection scheme
AU2002309824A1 (en) System and method for automated assertion acquisition in a java compatibility testing
TW359785B (en) Computer-aided method to partition of an electronic circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 09486905

Country of ref document: US

AK Designated states

Kind code of ref document: C1

Designated state(s): JP US

AL Designated countries for regional patents

Kind code of ref document: C1

Designated state(s): AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

CFP Corrected version of a pamphlet front page
CR1 Correction of entry in section i

Free format text: PAT. BUL. 29/99 UNDER (22) REPLACE "13.01.98" BY "13.10.98"

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase