[go: up one dir, main page]

WO1998038734A2 - Amplifier arrangement - Google Patents

Amplifier arrangement Download PDF

Info

Publication number
WO1998038734A2
WO1998038734A2 PCT/IB1998/000192 IB9800192W WO9838734A2 WO 1998038734 A2 WO1998038734 A2 WO 1998038734A2 IB 9800192 W IB9800192 W IB 9800192W WO 9838734 A2 WO9838734 A2 WO 9838734A2
Authority
WO
WIPO (PCT)
Prior art keywords
amplifier
signal
supply current
display
display signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB1998/000192
Other languages
French (fr)
Other versions
WO1998038734A3 (en
Inventor
Dirk Yvon Willem Van Leeuwen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Philips AB
Philips Norden AB
Original Assignee
Koninklijke Philips Electronics NV
Philips AB
Philips Norden AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV, Philips AB, Philips Norden AB filed Critical Koninklijke Philips Electronics NV
Priority to EP98901456A priority Critical patent/EP0901715B1/en
Priority to DE69833102T priority patent/DE69833102T2/en
Priority to JP52925298A priority patent/JP4031051B2/en
Priority to PCT/IB1998/000192 priority patent/WO1998038734A2/en
Priority to KR10-1998-0708615A priority patent/KR100495720B1/en
Publication of WO1998038734A2 publication Critical patent/WO1998038734A2/en
Publication of WO1998038734A3 publication Critical patent/WO1998038734A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/52Circuit arrangements for protecting such amplifiers

Definitions

  • the invention relates to a display signal amplifier arrangement and to a display apparatus comprising such an amplifier arrangement.
  • US- A-5 ,473,282 discloses an audio amplifier arrangement including a first signal processor stage for influencing the signal strength of a received audio signal for at least part of the frequency range of the received audio signal.
  • An output amplifier stage amplifies the audio signal influenced by the first signal processor stage.
  • the audio amplifier arrangement further includes a transformer having a primary winding which is connectable to a mains voltage and having a secondary winding which is connected to an AC/DC converter whose outputs are connected to at least the output amplifier stage for feeding the output amplifier stage.
  • a detection circuit generates a detection signal which is related to the power load of the transformer.
  • an analysis circuit In response to the detection signal, an analysis circuit detects whether the rise in temperature occurring in the transformer due to the power load has exceeded a specific norm.
  • the analysis circuit comprises a control circuit for reducing the signal strength of the received audio signal for at least said part of the frequency range in the case where a transgression of said norm is detected.
  • Such amplifier arrangements are not suitable for display signals, because the visibility of display signals is impaired if at least the low-frequency components are reduced.
  • a first aspect of the invention provides an amplifier arrangement as defined in claim 1.
  • a second aspect of the invention provides a display apparatus comprising such an amplifier arrangement.
  • a third aspect of the invention provides methods as defined in claims 3 and 4. Advantageous embodiments are defined in the dependent claims.
  • a current-sensing circuit measures a supply current of an amplifier to obtain a control signal for a bandwidth-reducing circuit located before (an output stage of) the amplifier, where the bandwidth-reducing circuit adaptively attenuates a high-frequency part of the display signal in dependence upon the supply current.
  • the invention is based on the recognition that dissipation is caused to a large extent by high-frequency components in the display signal. If the dissipation increases, a supply current applied to the amplifier increases. A measurement of this supply current thus results in a measure of the dissipation. If this measurement of the supply current indicates that the dissipation becomes too high, the high-frequency components in the display signal are reduced by the bandwidth-reducing circuit, thus removing the cause of the dissipation. As in accordance with the present invention, the heat is eliminated by reducing its cause, it becomes possible to reduce the number of heat sinks so that, overall, a BEF 12 cheaper circuit is obtained, even though more electronic components are needed.
  • Fig. 1 shows a basic circuit diagram of a display apparatus in accordance with the present invention
  • Fig. 2 shows a more elaborate implementation of a preferred embodiment of an amplifier arrangement in accordance with the present invention.
  • Fig. 3 shows an alternative embodiment of an amplifier arrangement in accordance with the present invention.
  • a display signal is applied to an input 9 of an output amplifier arrangement of a display apparatus.
  • the display signal is applied to an input 3 of an amplifier A thru a bandwidth-reducing circuit BRC.
  • the amplified display signal is supplied at an output 5 which is connected to a display device D.
  • a power supply terminal 1 of the amplifier A is connected to a power supply voltage Vdd thru a current- sensing circuit S.
  • a control signal output 7 of the current-sensing circuit S supplies a control signal CTRL to a control input of the bandwidth-reducing circuit BRC.
  • a 200 V supply voltage Vdd is applied to the supply current terminal 1 of the amplifier A thru a coil LI and a security transistor Rl.
  • the numbers within the resistors indicate the resistance in Ohms.
  • the supply current is measured by the current-sensing circuit S by measuring the voltage across the resistor Rl.
  • a smoothing capacitor Cl is connected between the supply current terminal 1 and ground.
  • the capacitances of the capacitors are indicated next to the capacitors.
  • the supply current terminal 1 is connected to the base of a PNP transistor Tl thru a resistor R3.
  • a capacitor C3 is connected between the supply current terminal 1 and an emitter of the transistor Tl.
  • a resistor R5 is connected between the emitter of the transistor Tl and the connection point of the coil LI and the resistor Rl.
  • a parallel circuit of a capacitor C5 and a resistor R7 is connected between the collector of the transistor Tl and ground. The voltage drop across the resistor Rl, which is caused by the supply current, is copied to the capacitor C5 in so far as this voltage drop exceeds the V ⁇ of the transistor Tl.
  • the voltage over the capacitor C5 is amplified and inverted by an NPN transistor T2 having a base connected to the capacitor C5 thru a base resistor R9, a collector connected to the supply current terminal 1 thru a resistor Rll, and an emitter connected to ground thru a resistor R13.
  • the collector of the transistor T2 is connected to ground thru a parallel connection of a resistor R15 and a series connection of a zener diode Zl and a diode Dl.
  • the zener diode Zl prevents the voltage at the base of the transistor T3 from becoming too high when a bandwidth reduction is not yet desired if the supply current of the amplifier A is not yet too high.
  • the collector of the transistor T2 is connected to the control signal output 7 of the current-sensing circuit S.
  • a PNP transistor T3 has a base connected to the control signal output 7 of the current-sensing circuit S thru a resistor R17, and to ground thru a capacitor C22. A collector of the transistor T3 is connected to ground. An emitter of the transistor T3 is connected to a 13 V supply voltage thru a resistor R19, and to the input terminal 3 of the amplifier A thru a capacitor C9.
  • An R, G, or B display signal at the input terminal 9 is applied to the terminal 3 thru a resistor R21 which, together with the capacitor C9, constitutes an RC network which causes a bandwidth reduction when the transistor T3 becomes conducting, which happens if the voltage at the collector of the transistor T2 becomes low enough (lower than 12.6 V), which happens if the voltage across the capacitor C5 becomes high enough, which happens if the supply current thru the resistor Rl causes a sufficiently high voltage drop across the resistor Rl.
  • the -3 dB frequency caused by the capacitor C9 of 680 pF and the resistor R21 of 164 Ohms is about 1.4 MHz.
  • a non-inverting input of the amplifier A is connected to ground thru a voltage source VI.
  • An inverting input of the amplifier A is connected to the terminal 3 thru a parallel connection of a resistor R23 and a series connection of a resistor R25 and a capacitor Cll.
  • a feedback resistor R27 is connected between the output and the inverting input of the amplifier A.
  • the series connection of the resistor R25 and the capacitor Cl l serves to compensate the undesired pole caused by the capacitor C9 and the resistor R19.
  • the amplifier may have several stages, in which a supply current of a first stage is measured to derive the control signal CTRL for controlling the bandwidth-reducing circuit which is then located in the signal path between the first stage and an output stage of the amplifier; in this case, the signal input 3 of the amplifier A recited in the claims is a signal input of the output stage of the amplifier A so that the bandwidth reduction takes place before the display signal reaches the output stage which causes most dissipation problems.
  • a gain-determining element of the amplifier A is adaptively made frequency-dependent in response to the control signal CTRL from the current-sensing circuit S.
  • the feedback network of the amplifier A could contain a series connection of a capacitor and a transistor, in parallel with the feedback resistor R27, which capacitor is adaptively switched on by means of the transistor in response to the control signal CTRL indicating the supply current of the amplifier A. In this manner, the bandwidth of the amplifier A gradually decreases with an increasing supply current.
  • Fig. 3 shows the essential parts of an embodiment of this alternative.
  • the display signal is applied to an inverting input (-) of the amplifier A.
  • a non-inverting input (+) of the amplifier A is connected to ground.
  • the amplifier A has a feedback network between the output 5 and the inverting input (-).
  • the feedback network comprises the resistor R27.
  • a series connection of a capacitor C13, a switch Sw, and a fader F, is connected in parallel with the resistor R27. Both the switch Sw and the fader F are controlled by the control signal CTRL which, as before, depends on the measured supply current of the amplifier A.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

In a display signal amplifier arrangement, a current-sensing circuit (S) measures a supply current of an amplifier (A) to obtain a control signal (CTRL) for a bandwidth-reducing circuit (BRC) preceding the amplifier (A), where the bandwidth-reducing circuit (BRC) adaptively attenuates a high-frequency part of the display signal in dependence upon the supply current.

Description

Amplifier arrangement.
The invention relates to a display signal amplifier arrangement and to a display apparatus comprising such an amplifier arrangement.
US- A-5 ,473,282 (attorneys' docket PHN 14,375) discloses an audio amplifier arrangement including a first signal processor stage for influencing the signal strength of a received audio signal for at least part of the frequency range of the received audio signal. An output amplifier stage amplifies the audio signal influenced by the first signal processor stage. The audio amplifier arrangement further includes a transformer having a primary winding which is connectable to a mains voltage and having a secondary winding which is connected to an AC/DC converter whose outputs are connected to at least the output amplifier stage for feeding the output amplifier stage. A detection circuit generates a detection signal which is related to the power load of the transformer. In response to the detection signal, an analysis circuit detects whether the rise in temperature occurring in the transformer due to the power load has exceeded a specific norm. The analysis circuit comprises a control circuit for reducing the signal strength of the received audio signal for at least said part of the frequency range in the case where a transgression of said norm is detected. When reducing the signal strength for a reduction of the power load, it will be sufficient to reduce the signal strengths of the signal components that represent the low tones in the audio signal. For that matter, the power necessary for reproducing these tones is large as compared with the power necessary for reproducing the higher tones. However, it is also possible, by reducing the sound volume, to reduce the signal strength of the audio signal throughout the audio spectrum instead of reducing the low-frequency components.
Such amplifier arrangements are not suitable for display signals, because the visibility of display signals is impaired if at least the low-frequency components are reduced.
It is, inter alia, an object of the invention to provide an amplifier arrangement suitable for a display signal. To this end, a first aspect of the invention provides an amplifier arrangement as defined in claim 1. A second aspect of the invention provides a display apparatus comprising such an amplifier arrangement. A third aspect of the invention provides methods as defined in claims 3 and 4. Advantageous embodiments are defined in the dependent claims.
In a display signal amplifier arrangement in accordance with a preferred embodiment of the present invention, a current-sensing circuit measures a supply current of an amplifier to obtain a control signal for a bandwidth-reducing circuit located before (an output stage of) the amplifier, where the bandwidth-reducing circuit adaptively attenuates a high-frequency part of the display signal in dependence upon the supply current. As a result, the dissipation in the amplifier diminishes. Consequently, an amplifier arrangement in accordance with the present invention needs fewer cooling plates or even no heat sinks at all.
The invention is based on the recognition that dissipation is caused to a large extent by high-frequency components in the display signal. If the dissipation increases, a supply current applied to the amplifier increases. A measurement of this supply current thus results in a measure of the dissipation. If this measurement of the supply current indicates that the dissipation becomes too high, the high-frequency components in the display signal are reduced by the bandwidth-reducing circuit, thus removing the cause of the dissipation. As in accordance with the present invention, the heat is eliminated by reducing its cause, it becomes possible to reduce the number of heat sinks so that, overall, a BEF 12 cheaper circuit is obtained, even though more electronic components are needed. These savings are quite considerable if multiplied by the total number of TV sets containing this circuit. An additional environmental advantage is that the overall power consumption diminishes. In a practical embodiment, the supply current of each of the three color amplifiers was limited to somewhat less than 7 mA by the measure in accordance with the invention, whereas without this measure, the current would have become as high as about 9 mA. The junction temperature was limited to about 140 °C, whereas without the measure of the invention, temperatures of about 170 °C were obtained. This shows that the invention effectively reduces both the power consumption and the temperature of the amplifier arrangement. As a bonus, a kind of adaptive noise reduction is obtained.
These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter. In the drawings:
Fig. 1 shows a basic circuit diagram of a display apparatus in accordance with the present invention;
Fig. 2 shows a more elaborate implementation of a preferred embodiment of an amplifier arrangement in accordance with the present invention; and
Fig. 3 shows an alternative embodiment of an amplifier arrangement in accordance with the present invention.
In the display apparatus of Fig. 1, a display signal is applied to an input 9 of an output amplifier arrangement of a display apparatus. The display signal is applied to an input 3 of an amplifier A thru a bandwidth-reducing circuit BRC. The amplified display signal is supplied at an output 5 which is connected to a display device D. A power supply terminal 1 of the amplifier A is connected to a power supply voltage Vdd thru a current- sensing circuit S. A control signal output 7 of the current-sensing circuit S supplies a control signal CTRL to a control input of the bandwidth-reducing circuit BRC.
In Fig. 2, a 200 V supply voltage Vdd is applied to the supply current terminal 1 of the amplifier A thru a coil LI and a security transistor Rl. In Fig. 2, the numbers within the resistors indicate the resistance in Ohms. The supply current is measured by the current-sensing circuit S by measuring the voltage across the resistor Rl. A smoothing capacitor Cl is connected between the supply current terminal 1 and ground. In Fig. 2, the capacitances of the capacitors are indicated next to the capacitors.
In the current-sensing circuit S, the supply current terminal 1 is connected to the base of a PNP transistor Tl thru a resistor R3. A capacitor C3 is connected between the supply current terminal 1 and an emitter of the transistor Tl. A resistor R5 is connected between the emitter of the transistor Tl and the connection point of the coil LI and the resistor Rl. A parallel circuit of a capacitor C5 and a resistor R7 is connected between the collector of the transistor Tl and ground. The voltage drop across the resistor Rl, which is caused by the supply current, is copied to the capacitor C5 in so far as this voltage drop exceeds the V^ of the transistor Tl. The voltage over the capacitor C5 is amplified and inverted by an NPN transistor T2 having a base connected to the capacitor C5 thru a base resistor R9, a collector connected to the supply current terminal 1 thru a resistor Rll, and an emitter connected to ground thru a resistor R13. The collector of the transistor T2 is connected to ground thru a parallel connection of a resistor R15 and a series connection of a zener diode Zl and a diode Dl. The zener diode Zl prevents the voltage at the base of the transistor T3 from becoming too high when a bandwidth reduction is not yet desired if the supply current of the amplifier A is not yet too high. The collector of the transistor T2 is connected to the control signal output 7 of the current-sensing circuit S.
In the bandwidth-reducing circuit BRC, a PNP transistor T3 has a base connected to the control signal output 7 of the current-sensing circuit S thru a resistor R17, and to ground thru a capacitor C22. A collector of the transistor T3 is connected to ground. An emitter of the transistor T3 is connected to a 13 V supply voltage thru a resistor R19, and to the input terminal 3 of the amplifier A thru a capacitor C9.
An R, G, or B display signal at the input terminal 9 is applied to the terminal 3 thru a resistor R21 which, together with the capacitor C9, constitutes an RC network which causes a bandwidth reduction when the transistor T3 becomes conducting, which happens if the voltage at the collector of the transistor T2 becomes low enough (lower than 12.6 V), which happens if the voltage across the capacitor C5 becomes high enough, which happens if the supply current thru the resistor Rl causes a sufficiently high voltage drop across the resistor Rl. The -3 dB frequency caused by the capacitor C9 of 680 pF and the resistor R21 of 164 Ohms is about 1.4 MHz.
A non-inverting input of the amplifier A is connected to ground thru a voltage source VI. An inverting input of the amplifier A is connected to the terminal 3 thru a parallel connection of a resistor R23 and a series connection of a resistor R25 and a capacitor Cll. A feedback resistor R27 is connected between the output and the inverting input of the amplifier A. The series connection of the resistor R25 and the capacitor Cl l serves to compensate the undesired pole caused by the capacitor C9 and the resistor R19. In a color display apparatus, there are three bandwidth-reducing circuits
BRC and three amplifiers A, one for each color, while there is a shared current-sensing circuit S.
It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The invention can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. Instead of bipolar transistors, field effect transistors may be used. The amplifier may have several stages, in which a supply current of a first stage is measured to derive the control signal CTRL for controlling the bandwidth-reducing circuit which is then located in the signal path between the first stage and an output stage of the amplifier; in this case, the signal input 3 of the amplifier A recited in the claims is a signal input of the output stage of the amplifier A so that the bandwidth reduction takes place before the display signal reaches the output stage which causes most dissipation problems.
In a further alternative embodiment, a gain-determining element of the amplifier A is adaptively made frequency-dependent in response to the control signal CTRL from the current-sensing circuit S. For example, the feedback network of the amplifier A could contain a series connection of a capacitor and a transistor, in parallel with the feedback resistor R27, which capacitor is adaptively switched on by means of the transistor in response to the control signal CTRL indicating the supply current of the amplifier A. In this manner, the bandwidth of the amplifier A gradually decreases with an increasing supply current. This alternative is based on the same insight as the previous embodiments, viz. dissipation is largely caused by high frequencies, so that dissipation can be reduced by attenuating these high frequencies either in the input signal applied to the amplifier A or in the amplification stage itself. Fig. 3 shows the essential parts of an embodiment of this alternative. The display signal is applied to an inverting input (-) of the amplifier A. A non-inverting input (+) of the amplifier A is connected to ground. The amplifier A has a feedback network between the output 5 and the inverting input (-). The feedback network comprises the resistor R27. A series connection of a capacitor C13, a switch Sw, and a fader F, is connected in parallel with the resistor R27. Both the switch Sw and the fader F are controlled by the control signal CTRL which, as before, depends on the measured supply current of the amplifier A.

Claims

CLAIMS:
1. A display signal amplifier arrangement, comprising: an amplifier (A) having a supply current terminal (1), a signal input (3) and a signal output (5); a current-sensing circuit (S) having a sensing input coupled to said supply current terminal (1) of the amplifier (A), and a control output (7) for supplying a control signal (CTRL); and a bandwidth-reducing circuit (BRC) for attenuating a high-frequency part of a display signal applied to said amplifier (A) and/or for decreasing a high-frequency part of a transfer function of said amplifier (A), in response to said control signal (CTRL).
2. A display apparatus for displaying a display signal, the apparatus comprising: a display signal amplifier (A, S, BRC) arrangement as claimed in claim 1; and a display device (D) coupled to said signal output of said amplifier.
3. A method of amplifying a display signal, the method comprising the steps of: amplifying (A) said display signal by means of an amplifier to which a supply current is applied; measuring (S) said supply current to derive a control signal (CTRL); and reducing (BRC) a bandwidth of said display signal applied to a signal input (3) of said amplifier (A), wherein a high-frequency part of said display signal is attenuated in response to said control signal (CTRL).
4. A method of amplifying a display signal, the method comprising the steps of: amplifying (A) said display signal by means of an amplifier to which a supply current is applied; measuring (S) said supply current to derive a control signal (CTRL); and decreasing (BRC) a high-frequency part of a transfer function of said amplifier (A) in response to said control signal (CTRL).
PCT/IB1998/000192 1997-02-27 1998-02-16 Amplifier arrangement Ceased WO1998038734A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
EP98901456A EP0901715B1 (en) 1997-02-27 1998-02-16 Amplifier arrangement
DE69833102T DE69833102T2 (en) 1997-02-27 1998-02-16 AMPLIFIER ARRANGEMENT
JP52925298A JP4031051B2 (en) 1997-02-27 1998-02-16 Amplifier circuit layout
PCT/IB1998/000192 WO1998038734A2 (en) 1997-02-27 1998-02-16 Amplifier arrangement
KR10-1998-0708615A KR100495720B1 (en) 1997-02-27 1998-02-16 Amplifier arrangement

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP97200579.7 1997-02-27
PCT/IB1998/000192 WO1998038734A2 (en) 1997-02-27 1998-02-16 Amplifier arrangement

Publications (2)

Publication Number Publication Date
WO1998038734A2 true WO1998038734A2 (en) 1998-09-03
WO1998038734A3 WO1998038734A3 (en) 1998-12-03

Family

ID=11004683

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1998/000192 Ceased WO1998038734A2 (en) 1997-02-27 1998-02-16 Amplifier arrangement

Country Status (1)

Country Link
WO (1) WO1998038734A2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2399895A (en) * 2003-03-13 2004-09-29 Sun Microsystems Inc Regulating the power consumption of electronic equipment.
US7200763B2 (en) 2003-10-09 2007-04-03 Sun Microsystems, Inc. Method and apparatus for controlling the power consumption of a semiconductor device
CN100403650C (en) * 2003-12-13 2008-07-16 乐金电子(中国)研究开发中心有限公司 Power amplifier protector of double-frequency portable terminal and its protection method

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU531219B2 (en) * 1978-02-16 1983-08-18 Rca Corp. Video signal gain control
NL9000518A (en) * 1990-03-07 1991-10-01 Philips Nv BROADBAND SIGNAL AMPLIFIER.
FR2674705A1 (en) * 1991-03-29 1992-10-02 Philips Electro Grand Public VIDEO AMPLIFIER DEVICE.
DE4419841A1 (en) * 1993-06-16 1994-12-22 Thomson Brandt Gmbh Method for controlling the operating point of an amplifier stage

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2399895A (en) * 2003-03-13 2004-09-29 Sun Microsystems Inc Regulating the power consumption of electronic equipment.
GB2399895B (en) * 2003-03-13 2005-08-03 Sun Microsystems Inc Method and apparatus for supplying power in electronic equipment
US7139920B2 (en) 2003-03-13 2006-11-21 Sun Microsystems, Inc. Method and apparatus for supplying power in electronic equipment
US7200763B2 (en) 2003-10-09 2007-04-03 Sun Microsystems, Inc. Method and apparatus for controlling the power consumption of a semiconductor device
CN100403650C (en) * 2003-12-13 2008-07-16 乐金电子(中国)研究开发中心有限公司 Power amplifier protector of double-frequency portable terminal and its protection method

Also Published As

Publication number Publication date
WO1998038734A3 (en) 1998-12-03

Similar Documents

Publication Publication Date Title
US20080012639A1 (en) Dual Mode Audio Amplifier
WO2003049279A1 (en) Amplifier with bias compensation using a current mirror circuit
EP1006650B1 (en) BTL amplifier apparatus
CN101499783A (en) Gain automatic regulating circuit and electronic product using the same
EP0427002A2 (en) VHF power amplifier
WO1998038734A2 (en) Amplifier arrangement
US5994958A (en) Amplifier arrangement
EP0901715B1 (en) Amplifier arrangement
MXPA06000898A (en) Modulated triangular wave amplifier.
JPH10327026A (en) Amplifier
CN1052604C (en) Audio system with transient tracking dual voltage power supply
US7113603B1 (en) Thermal overload and resonant motion control for an audio speaker
EP0842561B1 (en) Device with amplifier means including safety means, and with filter means connected to the amplifier means
EP1068768A2 (en) Dynamic bass control circuit with variable cut-off frequency
JP3176322B2 (en) Amplifier circuit with high attenuation
JP2593082Y2 (en) Gain correction amplifier circuit
CN211348398U (en) Current sampling circuit
KR19980702505A (en) Audio amplifier
JP3322555B2 (en) Electronic volume circuit
JPH0918246A (en) High frequency amplifier circuit
JPH11289228A (en) Amplifying device
Power amplifiers
KR200322663Y1 (en) Signal controlling circuit of voice system using signal detecting circuit
KR910007546B1 (en) Sound signal control circuit
JPH05335885A (en) Impedance variable circuit and low frequency amplifier circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1998901456

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1019980708615

Country of ref document: KR

AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1998901456

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019980708615

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1019980708615

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1998901456

Country of ref document: EP