WO1998033306A1 - Method of using multisignal single unit and plural unit - Google Patents
Method of using multisignal single unit and plural unit Download PDFInfo
- Publication number
- WO1998033306A1 WO1998033306A1 PCT/JP1998/000126 JP9800126W WO9833306A1 WO 1998033306 A1 WO1998033306 A1 WO 1998033306A1 JP 9800126 W JP9800126 W JP 9800126W WO 9833306 A1 WO9833306 A1 WO 9833306A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- multisignal
- signal
- signals
- unit
- multiple unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
Definitions
- the signal can be expressed by being divided into a large number of signals, and each of the signals has a meaning. This makes it possible to create multi-signal units that have more meanings at the same time than square-wave pulses.
- the signal of the prior art is represented by the presence or absence of a rectangular pulse or the like. Calculations based on the presence or absence of this signal are currently in binary only. Force Been to the circuit of this binary is 1955 around to pretend in phase triode a sine wave-flop, then also there is a 1960-year period of the transistor also of the c The current I c In the Showa era of 1945, we went only by the same method. And even now I only use the same binary method.
- the multi-signal unit or the multi-signal unit of the present invention is not a mechanical component but a circuit only, so that it can be well developed in a small space by the Ic technology.
- the problem to be solved by the invention is as follows. Instead of using the memory of the microcomputer circuit to move 0 and 1 one by one, the present invention should be performed before the microcomputer circuit. Going that there is, input method is too small to use the memory of the main body as much as possible and it is too fine to do calculations, encryption, etc. This is a problem to be solved by using the above method with multiple signals, using 0 as a signal that is inconceivable as a signal.
- An object of the present invention is to make it possible to first express a signal in a large number of parts, and to make the signal have many meanings, except for the drawbacks of the conventional method.
- the above-mentioned multi-signal unit can be put together to form a multi-signal unit (block) for a large amount of characters and sentences, culture for calculation and encryption, and for computer hardware, to simplify calculation methods. It is intended to be usable. Also, when using a personal computer, etc., minimize the use of memory as much as possible, and use other memories in various ways. The purpose of this method is to make it simpler and to use it for design drawings and special memories.
- the present invention has multiple signal types (types in which values and shapes of signal voltage height, width, frequency, waveform, current amount, etc. are divided into two or more), and detects and outputs each signal.
- the present binary method of 0 and 1 is changed to a method of realizing the present complex phenomena by changing the current binary system of 0 and 1 to a multi-signal method without a signal of 0.
- BRIEF DESCRIPTION OF THE FIGURES BRIEF DESCRIPTION OF THE FIGURES
- Fig. 1 compares and explains the binary method and the multi-signal method as one figure and discriminates and confirms the signal by using the output of one sensor (however, this level method in the present invention).
- FIG. 1 compares and explains the binary method and the multi-signal method as one figure and discriminates and confirms the signal by using the output of one sensor (however, this level method in the present invention).
- FIG. 2 is a diagram showing the relationship between a signal corresponding to one example width for multiple signals and its output.
- FIG. 3 shows an example of signals of the three-signal method, which is an example of the multi-signal method for multiple signals.
- FIG. 4 is a display example of a multi-signal multi-signal multi-signal method in a 10-ary system.
- FIG. 5 is an example of a composite diagram of a multi-signal multi-signal 10-signal method and a 3-signal method in a three-dimensional diagram.
- FIG. 6 is a plan view of a three-dimensional object using a plurality of multi-signal bodies.
- FIG. 7 is a diagram used for a biological miracle of a plan view of a three-dimensional body of a multi-signal body.
- Figure 1 shows four types of signals for a single signal.
- A shows the relationship between the level L of the height and the width of the signal by the dotted lines of signals 0 and 1 and the dotted lines of signals 2 and 3 with respect to the width.
- 0 and 1 are the conventional binary methods
- 1, 2, and 3 are the three-signal methods of the multi-signal method.
- B describes each level L output of (a). 0 has no output for LI, L2, L3, 1 has only L1 output, nothing else, 2 has LI L2 output, has no L3, and 3 has LI L2 L3 output.
- (c) is the conventional relationship between the rising and falling pulses of level L1.
- (d) shows the relationship between the rising and falling pulses of the dotted line with different widths of level L1, and the relationship between the rising and falling of the width chip.
- the circuit is also different in various ways, and a circuit suitable for that needs to be considered, and unless it is converted to IC, it must be done.
- Figure 2 is an example of four types of signals. In this case, only the falling is considered, and the width of the four numbers 1, 2, 3, and 4 in (a) is sensed by the dotted line level L 1.
- the height is not relevant, so a step is shown for easy understanding.
- the output appears between the vertical pulses like the output of level L1 in (b). For 1, it is the narrowest at the top.
- 4 is represented by the widest point, ie, the widest point in the bottom.
- Fig. 3 shows an example of a multi-signal multiple body (block).
- (a) is a multi-signal height signal obtained by dividing a single multi-signal into F blocks. However, 0 is inserted for comparison with the binary system, but it is not actually needed.
- All the signals S n excluding zero are 3 signals and n is 3.
- the number of all levels L n for sensing all signals is LI, L2, L3 with 3 of n.
- Figure 1 (a) shows the first single block F1 and the m-th Fm in the signals in the predetermined order 0, 1, 2, 3,.
- X 2 3 3 + 4 + 1 6 y 2 4 8 + 1 6 z 25 1 + 8 + 16 or more can be obtained in the same way, but when adding, it can be obtained by various numbers like 3 above. However, the numbers to be added should be prioritized starting from the highest number.
- Fig. 4 (a) is the decimal system of our arithmetic. This can be represented by about 50,000 types with three singles for multiple signals.
- Figure 5 (a) shows each signal of a single signal for multiple signals. 1 One of the 1 signals is connected to the 3 signals of XYZ.
- (A) in Fig. 6 is a single signal for multiple signals. Among them, 0 to 9 are Da'tum only and have priority, and are LX, LY, and LZ. 1 is LZ, 6 is LY, 4 is LX.
- FIG. 7 shows the collection of 12 single-signal multi-signal singles and one multi-signal multiple body. Then, the picture of Mt. Fuji and clouds was painted on the multi-signal body.
- Fig. 8 is drawn as a brain-like biotechnology with the moving points connected by arrows to the multiple signals for multiple signals in Fig. 7.
- the present invention employs the method as described above, and has the following effects.
- the multi-signal unit of the present invention is a conventional I c flip-flop and its surrounding circuit. It is almost the same as the binary space in.
- the multi-signal multiple body of the present invention has a much larger amount of characters and texts than a single body, culture of calculation and encryption, and simplification of calculation method and expression of design technology in the field of personal computer hardware, and biotechnology. It is effective for application to
- Industrial application fields of the present invention are very wide-ranging uses such as design of computers, personal computers, information equipment, measuring equipment, electromechanical architecture, home appliances, traffic lights, payment machines, medical equipment, educational equipment, etc. I can do it.
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Logic Circuits (AREA)
- Dc Digital Transmission (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
Description
明細書 Specification
多信号用単体と複数体の使用方法 How to use single and multiple units for multi-signal
技術分野 Technical field
本発明は信号が単に矩形波パルスの有無ののみではなく、 その信号が 多数の信号に分かれて表現が出来て、 その各信号が意味を持って来る事 により、 今までの信号用単体の一矩形波パルスより同時に多くの意味を 持った多信号用単体が出来る様になる。 According to the present invention, not only the presence / absence of a rectangular wave pulse but also the signal can be expressed by being divided into a large number of signals, and each of the signals has a meaning. This makes it possible to create multi-signal units that have more meanings at the same time than square-wave pulses.
多信号用単体をまとめて多信号用複数体 (ブロック) で使用する事で益 々多量の文字や文章、 計算と暗号等の文化にも又コンピュータのハード の分野では計算方法の簡便化と独自の部品や回路等における世界で今後 生きて行く為の技術の改良がはかられて行く と考えられる。 The use of multi-signal simplexes in multi-signal multiple bodies (blocks) makes it easier to use more and more characters and text, as well as cultures such as computation and encryption, and in the field of computer hardware, simplification and unique calculation methods. In the world of parts and circuits, it is thought that the technology to survive in the future will be improved.
背景技術 Background art
従来の技術の信号は矩形パルス等の有無で表されている。 この信号の 有無によつて計算は 2進法のみが現在使われている。 この 2進法は昭和 3 0年頃にサイン波で相 3極管でフリ ップフロップの回路を行った事が ある力, その後も同じく トランジスターの時代の昭和 3 5年があります c 又現在の I cの時代での昭和 4 5年も同じ方法でしか行っていました。 そして今現在も同じ 2進法の方法しか使用していません。 The signal of the prior art is represented by the presence or absence of a rectangular pulse or the like. Calculations based on the presence or absence of this signal are currently in binary only. Force Been to the circuit of this binary is 1955 around to pretend in phase triode a sine wave-flop, then also there is a 1960-year period of the transistor also of the c The current I c In the Showa era of 1945, we went only by the same method. And even now I only use the same binary method.
以前は選考テープの穴の有無で表し、 磁気テープも同じであるので 2進 法しか出来なかった。 しかしこの 2進法では余り単純すぎて細かくなり、 数の多い時や複雑になった現在には単純な回路を多く使用して目的に合 わす事が大変になってきている。 Previously, it was expressed by the presence or absence of a hole in the selection tape, and the same was applied to the magnetic tape, so only the binary system could be used. However, this binary system is too simple and fine, and when the number is large or complicated, it has become difficult to use many simple circuits to meet the purpose.
また量産化しても一定以下に安く はならない。 Also, mass production does not make it cheaper than a certain level.
その為真空管やトランジスタ一等の時代時の様にではないが、 やはりス ペースも必要になり将来の多用化し複雑な要求には応じられず、 又技術 的には進歩も望めなくなります。 ここで本発明の多信号用単体や多信号 用複数体は機構部品ではなく回路のみである為 I c技術で微小スペース でよく開発が出来るようになる。 発明が解決しょうとする課題について述べると 0 , 1の 1を一つ一つ動 かすのにマイコン回路のメモリ一を使って行うのではなく、 本発明はそ のマイコン回路の前に行うべきであると考えて、 その入力による方法で は本体のメモリ一を使うのを出来るだけすくなくする事と計算や暗号等- を行うのには細か過ぎる 2進法ではない 3から 1 0進法いやそれ以上の 方法の多信号で行い、 0を信号には考えにいれずにする使用方法とし、 その使用方法によって選び決定し、 解決しょうとする課題である。 Therefore, it is not the same as in the era of vacuum tubes and transistors, but it still requires space, so it will not be able to meet the demands of the future for more complex and complicated requirements, and it will not be possible to expect technological progress. Here, the multi-signal unit or the multi-signal unit of the present invention is not a mechanical component but a circuit only, so that it can be well developed in a small space by the Ic technology. The problem to be solved by the invention is as follows. Instead of using the memory of the microcomputer circuit to move 0 and 1 one by one, the present invention should be performed before the microcomputer circuit. Thinking that there is, input method is too small to use the memory of the main body as much as possible and it is too fine to do calculations, encryption, etc. This is a problem to be solved by using the above method with multiple signals, using 0 as a signal that is inconceivable as a signal.
又この為に本発明を使用する回路が必要ですが、 現在においての技術は 非常な勢いで進歩し発展を遂げてきています。 そのためどの様な目的に でも会った回路が作れる様になり現在の回路技術で、 本発明の種々の使 用回路はその都度作る事が出来ます。 未来の複雑多岐多様で多量に対す る技術を考えると本発明の方法がよりベタ一であると考えます。 For this purpose, a circuit using the present invention is necessary, but the technology at present is progressing and developing at a great speed. In the current circuit technology will be as circuit met even in the order What kind of purpose can make a variety of uses for the circuit of the present invention is you can make a case-by-case basis. I think that the method of the present invention is more solid considering the technology for a large number of complex and diverse futures.
課題を解決するための手段を述べる。 The means for solving the problem will be described.
本発明は従来の方法の欠点を除いて、 まず信号が多数に分かれて表現が 出来て、 その信号が多数の意味を持てる様にする事を目的としている。 又前記の多信号用単体をまとめて多信号用複数体 (ブロック) で多量の 文字や文章、 計算と暗号等の文化にも又コンピュータのハー ドの分野で は計算方法の簡便化等にも使用出来る様にする事を目的としている。 又パソコン等で入力の際では出来るだけメモリ一の使用を少なく して、 他に色々とメモリ一は使用する様にする事、 計算や暗号等での 2進法で ない多信号法 (多信法) で簡便化をする様にする事と設計の図面や特殊 メモリ一等に使用する様にする事等を目的としている。 An object of the present invention is to make it possible to first express a signal in a large number of parts, and to make the signal have many meanings, except for the drawbacks of the conventional method. In addition, the above-mentioned multi-signal unit can be put together to form a multi-signal unit (block) for a large amount of characters and sentences, culture for calculation and encryption, and for computer hardware, to simplify calculation methods. It is intended to be usable. Also, when using a personal computer, etc., minimize the use of memory as much as possible, and use other memories in various ways. The purpose of this method is to make it simpler and to use it for design drawings and special memories.
発明の開示 Disclosure of the invention
本発明は、 多信号用の種類 (信号電圧の高さ、 巾、 周波数や波形, 電 流の量等の値や形を 2以上に分けた種類) を持ち、 その各信号を感知し て出力を出す方法で今現在の 0と 1の 2進法をかえて 0の信号のない多 信法とし現在の複雑な現象を実現する方法とし又上記の多信号用単体を 集めて乗除法で求められた信号によりなる多信号用複数体の使用方法 図面の簡単な説明 The present invention has multiple signal types (types in which values and shapes of signal voltage height, width, frequency, waveform, current amount, etc. are divided into two or more), and detects and outputs each signal. The present binary method of 0 and 1 is changed to a method of realizing the present complex phenomena by changing the current binary system of 0 and 1 to a multi-signal method without a signal of 0. To use multiple signals for multiple signals BRIEF DESCRIPTION OF THE FIGURES
図 1は 2進法と多信法を 1つの図にして比較説明する事とその信号を センサ一 (但し本発明における今回のレベル方法である。 ) の出力を使 用する事で判別確認する図である。 Fig. 1 compares and explains the binary method and the multi-signal method as one figure and discriminates and confirms the signal by using the output of one sensor (however, this level method in the present invention). FIG.
図 2は多信号用の 1例の巾にたいする信号とその出力との関係図である。 図 3は多信号用複数体の多信法の 1例である 3信法の信号例である。 FIG. 2 is a diagram showing the relationship between a signal corresponding to one example width for multiple signals and its output. FIG. 3 shows an example of signals of the three-signal method, which is an example of the multi-signal method for multiple signals.
図 4は多信号用複数体の多信法の数字の 1 0進法の表示例である。 FIG. 4 is a display example of a multi-signal multi-signal multi-signal method in a 10-ary system.
図 5は立体図における多信号用複数体の 1 0信法と 3信法の複合の図の 例である。 FIG. 5 is an example of a composite diagram of a multi-signal multi-signal 10-signal method and a 3-signal method in a three-dimensional diagram.
図 6は多信号用複数体の使用による立体の一平面図である。 FIG. 6 is a plan view of a three-dimensional object using a plurality of multi-signal bodies.
図 7は多信号用複数体の立体の一平面図のバイオ奇跡とに使用する図で 発明の実施するための最良の形態 FIG. 7 is a diagram used for a biological miracle of a plan view of a three-dimensional body of a multi-signal body.
本発明の実施の形態について実際の例をあげて図面を参照して説明す る。 図 1において、 多信号用単体の 4種類の信号を示す。 高さのレベル Lの関係と巾に対し信号 0, 1の点線と信号 2, 3の点線による信号の レベル Lの関係を (a) に示している。 但し 0, 1は従来の 2進法、 1, 2, 3は多信法の 3信法である。 (b) は (a) のレベル Lの各出力を 述べている。 0は LI, L2, L3 は出力なし、 1は L1 のみ出力他はなし、 2は LI L2 が出力あり L3 はなし、 3は LI L2 L3 が出力ある。 Embodiments of the present invention will be described with reference to the drawings using actual examples. Figure 1 shows four types of signals for a single signal. (A) shows the relationship between the level L of the height and the width of the signal by the dotted lines of signals 0 and 1 and the dotted lines of signals 2 and 3 with respect to the width. However, 0 and 1 are the conventional binary methods, and 1, 2, and 3 are the three-signal methods of the multi-signal method. (B) describes each level L output of (a). 0 has no output for LI, L2, L3, 1 has only L1 output, nothing else, 2 has LI L2 output, has no L3, and 3 has LI L2 L3 output.
( c ) は従来のレベル L1 の立上がり と立下がりパルスの関係である。(c) is the conventional relationship between the rising and falling pulses of level L1.
(d) はレベル L1 の巾の異なる点線の立上がりと立下がりパルスの関 係と巾チ ックの立上がりと立下がりの関係である。 (d) shows the relationship between the rising and falling pulses of the dotted line with different widths of level L1, and the relationship between the rising and falling of the width chip.
多信号用単体の信号は図 1の様に 4種類のみではなくて後に出て来るが- 1 0以上の場合のも只有る。 As shown in Fig. 1, there are not only four types of single signal for multi-signal, but they appear later, but there are cases where the signal is more than -10.
その都度回路も色々に異なってきて、 それ用に合った回路をも考えられ ておのずと I C化しなければ成らなくなる。 In each case, the circuit is also different in various ways, and a circuit suitable for that needs to be considered, and unless it is converted to IC, it must be done.
この他にも多信号用単体の使用方法には色々考えられるが、 先ず主な 2 つの応用する方法に止めて置く事とする。 In addition to this, there are various ways to use the single unit for multiple signals. Let's stop with two application methods.
図 2は巾の 4種類の信号を例に取って考えてみた。 この場合は立下がり のみで考えられ ( a ) の 4つの数 1 , 2, 3, 4の巾を点線レベル L 1 により感知させる為の図である。 Figure 2 is an example of four types of signals. In this case, only the falling is considered, and the width of the four numbers 1, 2, 3, and 4 in (a) is sensed by the dotted line level L 1.
但しこの場合高さについて関係ないので分りやすくする為に段差を付け て表した。 However, in this case, the height is not relevant, so a step is shown for easy understanding.
又出力は (b) のレベル L 1の出力の様に縦のパルス間で現される。 1については一番上の間隔の一番狭いのがそれである。 Also, the output appears between the vertical pulses like the output of level L1 in (b). For 1, it is the narrowest at the top.
同様にして 4は巾即ち間隔の一番広い再下の状態で表される。 Similarly, 4 is represented by the widest point, ie, the widest point in the bottom.
図 3は多信号用複数体 (ブロック) についての一例である。 Fig. 3 shows an example of a multi-signal multiple body (block).
(a ) は多信号単体を Fプロックに分けた多信号の高さ信号である。 但し 2進法との比較の為 0を入れたが実際はいらない。 (a) is a multi-signal height signal obtained by dividing a single multi-signal into F blocks. However, 0 is inserted for comparison with the binary system, but it is not actually needed.
(b) は (a) の実際の数への使用方法を示す。 (b) shows how (a) is used for actual numbers.
零を除いた全信号 S nは 3信号で nは 3 となる。 全信号を感知する為の 全レベル L nの数は nの 3で LI, L2, L3 とする。 All the signals S n excluding zero are 3 signals and n is 3. The number of all levels L n for sensing all signals is LI, L2, L3 with 3 of n.
数字は 0を含む為、 全信号と零を含んだ数 (n + 1) は 4 (= 3 + 1) で表す。 Since the number includes 0, the number including all signals and zero (n + 1) is expressed as 4 (= 3 + 1).
予め定められた順序 0, 1 , 2, 3, の信号において第 1番目の単体ブ ロック F 1 と第 m番目の F mについて述べた図を (a) に行う。 Figure 1 (a) shows the first single block F1 and the m-th Fm in the signals in the predetermined order 0, 1, 2, 3,.
(b) は ( a) の図の数字を実際の使用して表す表し方を説明する。 ブロック F 1 F 2 F 3から F mまでで、 ブロックごとに 4に (m— 1 ) 乗を求めて mに 0, 1, 2……を加える。 (b) explains how to represent the figures in (a) using actual figures. From block F 1 F 2 F 3 to F m, calculate 4 to the (m−1) power for each block and add 0, 1, 2… to m.
この出た数字に 1〜nまでの数字を乗じる。 Multiply this number by a number from 1 to n.
F 1についての 4 は 1である。 これに l x l とて 1 とし、 同様に I X 2 = 2、 1 x 3 = 3、 とする事が出来る。 4 for F 1 is 1. Then, l x l is set to 1 and similarly I X 2 = 2, 1 x 3 = 3.
F 2も同様に 41 は 4で 4 x 1 = 4、 4 x 2 = 8、 4 x 3 = 1 2 となる, F 3は 42 は 1 6 x 1 = 1 6、 1 6 x 2 = 3 2、 1 6 x 3 = 4 8 となる, 以上から F 1は 1、 2、 3、 F 2は 4、 8、 1 2、 F 3は 1 6、 3 2、 4 8 , となります。 Similarly for F 2, 4 1 is 4 and 4 x 1 = 4, 4 x 2 = 8, 4 x 3 = 1 2, and F 3 is 4 2 is 16 x 1 = 16 and 16 x 2 = 3 2, 16 x 3 = 4 8, From above, F 1 is 1, 2, 3, F 2 is 4, 8, 1 2, F 3 is 16, 3 2, 4 8,
文字 数子 フロ ッ ク 1 プロック F 2 ブロ Character Counting Block 1 Block F 2 Block
b 1 丄 b 1 丄
c o o c o o
Δ Δ
o o
d o O d o O
丄 十 丄 ten
e 4 4 e 4 4
f 5 丄 + 4 f 5 丄 + 4
g 6 2 + 4 g 6 2 + 4
h 7 3 + 4 h 7 3 + 4
i 8 8 i 8 8
j 9 1 + 8 j 9 1 + 8
k 1 u z + 8 k 1 u z + 8
1 o 1 o
1 1 o 十 8 1 1 o 10 8
n 1 1 2 m 1 6 1 + 1 2 o o n 1 1 2 m 1 6 1 + 1 2 o o
1 4 z + 1 2 1 4 z + 1 2
P 1 5 o 1 2 q 1 b 1 6 r 1 ί 1 + 1 6 s 丄 8 1 6 t 1 9 3 + 1 6 u 2 0 4 + 1 6 P 1 5 o 1 2 q 1 b 1 6 r 1 ί 1 + 16 s 丄 8 1 6 t 1 9 3 + 1 6 u 2 0 4 + 1 6
V 2 1 1 + 4 + 1 6 w 2 2 2 + 4 + 1 6V 2 1 1 + 4 + 1 6 w 2 2 + 2 + 4 + 1 6
X 2 3 3 + 4 + 1 6 y 2 4 8 + 1 6 z 2 5 1 + 8 + 1 6 以上も同様に求められるが、 もし加算する時上記の 3の様に種々の数字 で求められる。 しかし加える数字は大きい数字から優先順位を定めて行 う様にすべきである。 X 2 3 3 + 4 + 1 6 y 2 4 8 + 1 6 z 25 1 + 8 + 16 or more can be obtained in the same way, but when adding, it can be obtained by various numbers like 3 above. However, the numbers to be added should be prioritized starting from the highest number.
もし逆に小さい順に行うと非常に沢山の数字を足さなければ目的が達せ られないし、 中間の数字も量は少なくなるが同様に考えられる。 Conversely, if you do it in ascending order, you will not be able to achieve your purpose unless you add a very large number of numbers, and the numbers in the middle will also be less, although it is possible.
図 4 (a) は我々の算数でいう 1 0進法である。 これを多信号用単体の 3個で約 5 0 0 0もの種類が表す事が出来る。 Fig. 4 (a) is the decimal system of our arithmetic. This can be represented by about 50,000 types with three singles for multiple signals.
又多信号用単体では容易に 1 0 ', 1 0 Λ 1 0 \ --- - が出来る。 図 5 (a) は多信号用単体の各信号である。 1 1信号の 1っし は3信 号の X Y Zとのつなぎになる。 In addition, with a single unit for multiple signals, it is easy to make 10 ', 10 Λ 10 \ ----. Figure 5 (a) shows each signal of a single signal for multiple signals. 1 One of the 1 signals is connected to the 3 signals of XYZ.
(b) は XY Zの選択に使用する。 (b) is used to select XYZ.
(a) と (b) で多信号用複数体となり、 1個の多信号用複数体で表す 事が出来る。 (a) and (b) form a multiple signal multiple body, which can be represented by one multiple signal multiple body.
図 6の (a) は多信号用単体の 1 2信号でその内の 0〜 9は Da'tumのみ で優先順位があって L Xく L Yく L Zとなる。 1は L Z、 6は LY、 4 は L Xである。 (A) in Fig. 6 is a single signal for multiple signals. Among them, 0 to 9 are Da'tum only and have priority, and are LX, LY, and LZ. 1 is LZ, 6 is LY, 4 is LX.
(b ) は巾で表した倍率である。 そして L X、 と は丄倍でぁる。 上記 (a) の一と +は L X、 L Y及び L Zの次の座標との続ぎを表す 図 7は 1 2信号の多信号用単体を 1 2個集めて 1個の多信号用複数体と して、 その多信号用複数体に富士山と雲の絵を絵がいたものである。 図 8は図 7の多信号用複数体に移動点を矢で結んだ脳の様なバイオ化に よつて描か'カヽれた。 (b) is the magnification expressed in width. And L X, and are multiplied by 丄. In the above (a), + and + represent the continuation of the coordinates next to LX, LY and LZ. Fig. 7 shows the collection of 12 single-signal multi-signal singles and one multi-signal multiple body. Then, the picture of Mt. Fuji and clouds was painted on the multi-signal body. Fig. 8 is drawn as a brain-like biotechnology with the moving points connected by arrows to the multiple signals for multiple signals in Fig. 7.
この他にも色々の使用により色々の表現が出来る。 In addition to this, various expressions can be made by various uses.
産業上の利用可能性 Industrial applicability
本発明は、 以上説明したような方法で有るので、 以下に記載されるよ うな効果を奏する。 The present invention employs the method as described above, and has the following effects.
本発明の多信号用単体は従来の I cのフ リ ップフロップとその周囲回路 における 2進法のスペースとほぼ同じで出来る。 The multi-signal unit of the present invention is a conventional I c flip-flop and its surrounding circuit. It is almost the same as the binary space in.
多数の信号があり各信号が意味を持って来るので、 非常 多くの表現が 出来る様になる。 Since there are many signals and each signal has a meaning, you can express very many expressions.
本発明の多信号用複数体は単体より非常に多量の文字や文章と計算や暗 号等の文化、 又パソコンのハー ドの分野では計算方法の簡便化や設計の 技術の表現、 そしてバイオテクニックへの応用等への効果がある。 The multi-signal multiple body of the present invention has a much larger amount of characters and texts than a single body, culture of calculation and encryption, and simplification of calculation method and expression of design technology in the field of personal computer hardware, and biotechnology. It is effective for application to
現在日本では製品が外国に出て開発する分野も少なくなりつつあるが、 この新分野の独自の部品や回路の開発改良がはかられて、 日本及び他国 でも又明るい時代への効果が出る。 At present, the number of fields in which products are developed abroad in Japan is decreasing, but the development and improvement of original components and circuits in this new field is being pursued, and Japan and other countries will also have an effect in a bright era.
本発明の産業上の利用分野はコンピュータ、 パソコ ン、 情報機器、 計測 機器、 電気機械建築等の設計、 家庭電化製品、 信号機、 料金支払受取機、 医療機器、 教育機器等非常に広範囲な使用が出来る。 Industrial application fields of the present invention are very wide-ranging uses such as design of computers, personal computers, information equipment, measuring equipment, electromechanical architecture, home appliances, traffic lights, payment machines, medical equipment, educational equipment, etc. I can do it.
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9046844A JPH10209856A (en) | 1997-01-27 | 1997-01-27 | Unit for multiple signal and method for using plural substances |
| JP9/46844 | 1997-01-27 |
Related Child Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09355388 A-371-Of-International | 1999-07-27 | ||
| US10/034,370 Continuation-In-Part US20020118474A1 (en) | 1997-01-27 | 2001-12-25 | Multi-valued data elements for computer systems |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO1998033306A1 true WO1998033306A1 (en) | 1998-07-30 |
Family
ID=12758661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP1998/000126 Ceased WO1998033306A1 (en) | 1997-01-27 | 1998-01-16 | Method of using multisignal single unit and plural unit |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPH10209856A (en) |
| WO (1) | WO1998033306A1 (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6965262B2 (en) | 1999-10-19 | 2005-11-15 | Rambus Inc. | Method and apparatus for receiving high speed signals with low latency |
| US7093145B2 (en) | 1999-10-19 | 2006-08-15 | Rambus Inc. | Method and apparatus for calibrating a multi-level current mode driver having a plurality of source calibration signals |
| US7161513B2 (en) | 1999-10-19 | 2007-01-09 | Rambus Inc. | Apparatus and method for improving resolution of a current mode driver |
| US7269212B1 (en) | 2000-09-05 | 2007-09-11 | Rambus Inc. | Low-latency equalization in multi-level, multi-line communication systems |
| US7292629B2 (en) | 2002-07-12 | 2007-11-06 | Rambus Inc. | Selectable-tap equalizer |
| US7362800B1 (en) | 2002-07-12 | 2008-04-22 | Rambus Inc. | Auto-configured equalizer |
| US8861667B1 (en) | 2002-07-12 | 2014-10-14 | Rambus Inc. | Clock data recovery circuit with equalizer clock calibration |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54162920A (en) * | 1978-06-15 | 1979-12-25 | Furukawa Electric Co Ltd:The | Data trasmission system |
| JPS57136845A (en) * | 1981-02-17 | 1982-08-24 | Aihon Kk | Coding and transfer system of information data |
| JPS6439854A (en) * | 1987-08-05 | 1989-02-10 | Victor Company Of Japan | Data compressing and expanding system |
| JPH02218243A (en) * | 1989-02-17 | 1990-08-30 | Sharp Corp | Digital data transfer system |
| JPH0637816A (en) * | 1992-07-16 | 1994-02-10 | Matsushita Electric Ind Co Ltd | Demodulator |
-
1997
- 1997-01-27 JP JP9046844A patent/JPH10209856A/en active Pending
-
1998
- 1998-01-16 WO PCT/JP1998/000126 patent/WO1998033306A1/en not_active Ceased
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54162920A (en) * | 1978-06-15 | 1979-12-25 | Furukawa Electric Co Ltd:The | Data trasmission system |
| JPS57136845A (en) * | 1981-02-17 | 1982-08-24 | Aihon Kk | Coding and transfer system of information data |
| JPS6439854A (en) * | 1987-08-05 | 1989-02-10 | Victor Company Of Japan | Data compressing and expanding system |
| JPH02218243A (en) * | 1989-02-17 | 1990-08-30 | Sharp Corp | Digital data transfer system |
| JPH0637816A (en) * | 1992-07-16 | 1994-02-10 | Matsushita Electric Ind Co Ltd | Demodulator |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8634452B2 (en) | 1999-10-19 | 2014-01-21 | Rambus Inc. | Multiphase receiver with equalization circuitry |
| US7093145B2 (en) | 1999-10-19 | 2006-08-15 | Rambus Inc. | Method and apparatus for calibrating a multi-level current mode driver having a plurality of source calibration signals |
| US7124221B1 (en) | 1999-10-19 | 2006-10-17 | Rambus Inc. | Low latency multi-level communication interface |
| US7126408B2 (en) | 1999-10-19 | 2006-10-24 | Rambus Inc. | Method and apparatus for receiving high-speed signals with low latency |
| US7161513B2 (en) | 1999-10-19 | 2007-01-09 | Rambus Inc. | Apparatus and method for improving resolution of a current mode driver |
| US6965262B2 (en) | 1999-10-19 | 2005-11-15 | Rambus Inc. | Method and apparatus for receiving high speed signals with low latency |
| US9998305B2 (en) | 1999-10-19 | 2018-06-12 | Rambus Inc. | Multi-PAM output driver with distortion compensation |
| US7456778B2 (en) | 1999-10-19 | 2008-11-25 | Rambus Inc. | Method and apparatus for calibrating a multi-level current mode driver having a plurality of source calibration signals |
| US9544169B2 (en) | 1999-10-19 | 2017-01-10 | Rambus Inc. | Multiphase receiver with equalization circuitry |
| US7626442B2 (en) | 1999-10-19 | 2009-12-01 | Rambus Inc. | Low latency multi-level communication interface |
| US7269212B1 (en) | 2000-09-05 | 2007-09-11 | Rambus Inc. | Low-latency equalization in multi-level, multi-line communication systems |
| US7292629B2 (en) | 2002-07-12 | 2007-11-06 | Rambus Inc. | Selectable-tap equalizer |
| US8861667B1 (en) | 2002-07-12 | 2014-10-14 | Rambus Inc. | Clock data recovery circuit with equalizer clock calibration |
| US7508871B2 (en) | 2002-07-12 | 2009-03-24 | Rambus Inc. | Selectable-tap equalizer |
| US7362800B1 (en) | 2002-07-12 | 2008-04-22 | Rambus Inc. | Auto-configured equalizer |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH10209856A (en) | 1998-08-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103053226B (en) | flexible device | |
| US12242756B2 (en) | Tri-state electrical information storage | |
| Gaburov et al. | Mixing in massive stellar mergers | |
| JPS6132437Y2 (en) | ||
| WO1998033306A1 (en) | Method of using multisignal single unit and plural unit | |
| Barrett | Arduino Nano 33 BLE Sense | |
| Akbari-Hasanjani et al. | New design of binary to ternary converter | |
| Shkredov et al. | Bilinear forms with modular square roots and twisted second moments of half integral weight Dirichlet series | |
| Gadre | Programming the parallel port: interfacing the PC for data acquisition and process control | |
| Huffman et al. | Linear groups containing an element with an eigenspace of codimension two | |
| US11100873B2 (en) | Display system | |
| Rossmy et al. | COMB: A modular low-resolution display to support electronic musical pre-education | |
| CN108536325A (en) | Filtering extraction in system with parallel A/D converter channel | |
| Bhalgamiya et al. | Exact solutions for the inverse problem of the time-independent Schrödinger equation | |
| CN205334766U (en) | Electron semicircle chi system and electromagnetism semicircle chi, electron terminal thereof | |
| US20250274127A1 (en) | Logic gate complexity | |
| El‐Hajj et al. | An improved spreadsheet toolbox for simulating digital networks | |
| Atkin et al. | A homological foundation for scale problems in physics | |
| GANESH | IMPLEMENTATION OF AREA EFFICIENT 8-BIT MULTIPLIER USING HIGHER ORDER COMPRESSORS | |
| US7786904B1 (en) | Voltage level digital system | |
| JPH06223052A (en) | Device and method for calculation for many-body problem | |
| JP2606580B2 (en) | Numerical data calculation method | |
| SU750504A1 (en) | Device for adding signals in the system of residual classes | |
| Watanabe et al. | Garden Of Quanta, A: Essays In Honor Of Hiroshi Ezawa | |
| SU976440A2 (en) | Device for multiplying numbers by modulus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA CN IL KR US |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
| DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 09355388 Country of ref document: US |
|
| 122 | Ep: pct application non-entry in european phase |