[go: up one dir, main page]

WO1998032223A3 - Digital signal mixing architecture - Google Patents

Digital signal mixing architecture Download PDF

Info

Publication number
WO1998032223A3
WO1998032223A3 PCT/US1998/000689 US9800689W WO9832223A3 WO 1998032223 A3 WO1998032223 A3 WO 1998032223A3 US 9800689 W US9800689 W US 9800689W WO 9832223 A3 WO9832223 A3 WO 9832223A3
Authority
WO
WIPO (PCT)
Prior art keywords
slave
dsp
mixing
architecture
dsps
Prior art date
Application number
PCT/US1998/000689
Other languages
French (fr)
Other versions
WO1998032223A2 (en
Inventor
Greg C Mackie
Peter F Watts
Robert J Tudor
Original Assignee
Mackie Designs Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mackie Designs Inc filed Critical Mackie Designs Inc
Priority to EP98901809A priority Critical patent/EP0953226A2/en
Priority to AU58245/98A priority patent/AU5824598A/en
Priority to CA002277818A priority patent/CA2277818A1/en
Priority to JP53449098A priority patent/JP2002512747A/en
Priority to BR9806751-6A priority patent/BR9806751A/en
Publication of WO1998032223A2 publication Critical patent/WO1998032223A2/en
Publication of WO1998032223A3 publication Critical patent/WO1998032223A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H60/00—Arrangements for broadcast applications with a direct linking to broadcast information or broadcast space-time; Broadcast-related systems
    • H04H60/02—Arrangements for generating broadcast information; Arrangements for generating broadcast-related information with a direct linking to broadcast information or to broadcast space-time; Arrangements for simultaneous generation of broadcast information and broadcast-related information
    • H04H60/04—Studio equipment; Interconnection of studios

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Circuit For Audible Band Transducer (AREA)
  • Microcomputers (AREA)
  • Stored Programmes (AREA)

Abstract

An improved digital signal mixing architecture (100) for applications such as digital mixing consoles (76) is provided. The architecture provides a software configurable mixing system that is expanded up to more than 48 channels. The architecture comprises a master DSP (12) device coupled to a plurality of slave DSP devices (10) on a DMA bus (28). The master DSP (12) is interconnected to each of the slave DSPs (10) in a manner that enables the master DSP (12) to command each of the slave DSPs (10) to write the results of its input signal processing to the internal memory of each of the other slave DSPs (10). The master DSP (12) commands the slave DSPs (10) to transmit processed input signals to each other, so that each processed input signal is stored in the memory of each slave DSP (10). Once each slave DSP (10) has the results of every processed input signal, the master DSP (12) commands any combination of the slave DSPs (10) to mix any of the processed input signals to create a mixed signal that is sent to its outputs for conversion to an analog signal (18b). Mixing combinations are controlled by scripts that are interpreted by software. The digital mixing architecture (100) provides a system that is software configurable, so that mixing console is easily reconfigurable and upgradeable.

Description

Figure imgf000003_0001
Form PCT1SA210 (second sheetχjuly 1992)*
PCT/US1998/000689 1997-01-15 1998-01-15 Digital signal mixing architecture WO1998032223A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
EP98901809A EP0953226A2 (en) 1997-01-15 1998-01-15 Digital signal mixing architecture
AU58245/98A AU5824598A (en) 1997-01-15 1998-01-15 Digital signal mixing architecture
CA002277818A CA2277818A1 (en) 1997-01-15 1998-01-15 Digital signal mixing architecture
JP53449098A JP2002512747A (en) 1997-01-15 1998-01-15 Digital signal hybrid
BR9806751-6A BR9806751A (en) 1997-01-15 1998-01-15 Architecture for digital signal mixing

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US3552097P 1997-01-15 1997-01-15
US60/035,520 1997-01-15

Publications (2)

Publication Number Publication Date
WO1998032223A2 WO1998032223A2 (en) 1998-07-23
WO1998032223A3 true WO1998032223A3 (en) 1998-11-19

Family

ID=21883210

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/000689 WO1998032223A2 (en) 1997-01-15 1998-01-15 Digital signal mixing architecture

Country Status (7)

Country Link
EP (1) EP0953226A2 (en)
JP (1) JP2002512747A (en)
CN (1) CN1248356A (en)
AU (1) AU5824598A (en)
BR (1) BR9806751A (en)
CA (1) CA2277818A1 (en)
WO (1) WO1998032223A2 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2351890B (en) * 1999-07-06 2003-11-19 Sony Uk Ltd Method and apparatus for processing signals
CN1661671B (en) * 2004-02-27 2010-05-05 雅马哈株式会社 Editing apparatus of scene data for digital mixer
JP4305307B2 (en) * 2004-07-13 2009-07-29 ヤマハ株式会社 Digital mixer capable of programming mixer configuration, mixer configuration editing device, and control application program for controlling digital mixer
US7600105B2 (en) 2004-09-22 2009-10-06 Cyberlink Corp. Systems, methods, and apparatus for providing efficient startup to computers with peripheral devices
CN101262662B (en) * 2007-06-29 2011-02-09 浙江华立通信集团有限公司 Tone generation method and device for 3G and 4G terminal
DE102008037431B4 (en) 2008-10-10 2013-06-06 Lear Corporation Gmbh Method for dynamically configuring a signal conditioner
GB201109012D0 (en) * 2011-05-27 2011-07-13 Wolfson Microelectronics Plc Digital signal routing circuit
KR101336373B1 (en) * 2011-08-01 2013-12-04 미쓰비시덴키 가부시키가이샤 Analog input system, analog output system, and analog input/output system
CN104637483A (en) * 2015-02-03 2015-05-20 中国电子科技集团公司第五十八研究所 Multichannel-based low-speed voice coding/decoding system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4845660A (en) * 1984-08-14 1989-07-04 Telecommunications Radioelectriques Et Telephoniques T.R.T. Processor for signal processing and hierarchical multiprocessing structure including at least one such processor
US5212733A (en) * 1990-02-28 1993-05-18 Voyager Sound, Inc. Sound mixing device
US5361373A (en) * 1992-12-11 1994-11-01 Gilson Kent L Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor
US5581480A (en) * 1994-05-10 1996-12-03 Apple Computer, Inc. Method and apparatus for mixing multiple channels of sampled digital audio using a non-linear clipping function

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4845660A (en) * 1984-08-14 1989-07-04 Telecommunications Radioelectriques Et Telephoniques T.R.T. Processor for signal processing and hierarchical multiprocessing structure including at least one such processor
US5212733A (en) * 1990-02-28 1993-05-18 Voyager Sound, Inc. Sound mixing device
US5361373A (en) * 1992-12-11 1994-11-01 Gilson Kent L Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor
US5581480A (en) * 1994-05-10 1996-12-03 Apple Computer, Inc. Method and apparatus for mixing multiple channels of sampled digital audio using a non-linear clipping function

Also Published As

Publication number Publication date
WO1998032223A2 (en) 1998-07-23
CN1248356A (en) 2000-03-22
JP2002512747A (en) 2002-04-23
CA2277818A1 (en) 1998-07-23
AU5824598A (en) 1998-08-07
BR9806751A (en) 2001-09-18
EP0953226A2 (en) 1999-11-03

Similar Documents

Publication Publication Date Title
WO1998032223A3 (en) Digital signal mixing architecture
US4322794A (en) Bus connection system
EP0348672A3 (en) A data processing system bus architecture
EP0398523A2 (en) A device for data i/o and execution support in digital processors
CA2223930A1 (en) Burst-broadcasting on a peripheral component interconnect bus
KR900006866A (en) Computer system architecture
JPS5455132A (en) Input-output control system
CA2228708A1 (en) An arbitration controller for providing arbitration on a multipoint high speed serial bus
WO1999020006A3 (en) Single-chip audio circuits, methods, and systems using the same
GB2281475A (en) Digital switching system interconnecting buses with incompatible protocols
WO2008014244A2 (en) Peripheral supplied addressing in a simple dma
WO2001044964A3 (en) Digital signal processor having a plurality of independent dedicated processors
JPH0388508A (en) Digital mixer
JPS6136859A (en) Interface controller
KR100206471B1 (en) Data communication channel processing device of synchronous transmission system
GB2180125A (en) Priority resolution system and video display apparatus
JPH09237247A (en) Bus width conversion device and bus width conversion system device
JPH0769727B2 (en) Multi-point analog input processor
RU94011942A (en) DEVICE FOR PACKAGE COMMUTATION
RU2000106322A (en) COMPUTING SYSTEM FOR A HYDROACOUSTIC COMPLEX
CA2008518A1 (en) Line concentration system
CN1120199A (en) Industry controlled micro-computer with digital-analog trunk mixed
CN118426730A (en) Sound card port expanding device and electronic equipment
JPS63113752A (en) Array processor
EP1124177A3 (en) Data input/output system

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 98802665.1

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM GW HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM GW HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

ENP Entry into the national phase

Ref document number: 2277818

Country of ref document: CA

Ref document number: 2277818

Country of ref document: CA

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1998901809

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1998901809

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1998901809

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642