[go: up one dir, main page]

WO1997011419A3 - Synchronous multi-port random access memory - Google Patents

Synchronous multi-port random access memory Download PDF

Info

Publication number
WO1997011419A3
WO1997011419A3 PCT/US1996/014311 US9614311W WO9711419A3 WO 1997011419 A3 WO1997011419 A3 WO 1997011419A3 US 9614311 W US9614311 W US 9614311W WO 9711419 A3 WO9711419 A3 WO 9711419A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
random access
access memory
port random
synchronous multi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1996/014311
Other languages
French (fr)
Other versions
WO1997011419A2 (en
Inventor
Tom North
Francis Siu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ShaBLAMM! Computer Inc
Original Assignee
ShaBLAMM! Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ShaBLAMM! Computer Inc filed Critical ShaBLAMM! Computer Inc
Publication of WO1997011419A2 publication Critical patent/WO1997011419A2/en
Publication of WO1997011419A3 publication Critical patent/WO1997011419A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0853—Cache with multiport tag or data arrays
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/30—Providing cache or TLB in specific location of a processing system
    • G06F2212/304—In main memory subsystem
    • G06F2212/3042—In main memory subsystem being part of a memory device, e.g. cache DRAM

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)

Abstract

A synchronous multi-port random access memory (200) has a plurality of memory arrays (208). Each memory array having a plurality of memory cells arranged in a predetermined number of rows and a predetermined number of columns. The columns of each memory array are interleaved. Each of a plurality of memory ports (201) has a subcache (204) coupled thereto for each connection between each of the plurality of memory ports. A programmable controller (212) enables the memory cells to enable the cells in interleaved groups responsive to address signals and applies control signals to the memory arrays, to the memory ports, and the caches.
PCT/US1996/014311 1995-09-08 1996-09-06 Synchronous multi-port random access memory Ceased WO1997011419A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US52585695A 1995-09-08 1995-09-08
US08/525,856 1995-09-08

Publications (2)

Publication Number Publication Date
WO1997011419A2 WO1997011419A2 (en) 1997-03-27
WO1997011419A3 true WO1997011419A3 (en) 1997-04-24

Family

ID=24094880

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/014311 Ceased WO1997011419A2 (en) 1995-09-08 1996-09-06 Synchronous multi-port random access memory

Country Status (1)

Country Link
WO (1) WO1997011419A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6212597B1 (en) * 1997-07-28 2001-04-03 Neonet Lllc Apparatus for and method of architecturally enhancing the performance of a multi-port internally cached (AMPIC) DRAM array and like
DE19937176A1 (en) * 1999-08-06 2001-02-15 Siemens Ag Multiprocessor system
US8250312B2 (en) * 2009-04-29 2012-08-21 Micron Technology, Inc. Configurable multi-port memory devices and methods

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4783731A (en) * 1982-07-15 1988-11-08 Hitachi, Ltd. Multicomputer system having dual common memories
US4930066A (en) * 1985-10-15 1990-05-29 Agency Of Industrial Science And Technology Multiport memory system
US5127014A (en) * 1990-02-13 1992-06-30 Hewlett-Packard Company Dram on-chip error correction/detection
US5283877A (en) * 1990-07-17 1994-02-01 Sun Microsystems, Inc. Single in-line DRAM memory module including a memory controller and cross bar switches
US5386511A (en) * 1991-04-22 1995-01-31 International Business Machines Corporation Multiprocessor system and data transmission apparatus thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4783731A (en) * 1982-07-15 1988-11-08 Hitachi, Ltd. Multicomputer system having dual common memories
US4930066A (en) * 1985-10-15 1990-05-29 Agency Of Industrial Science And Technology Multiport memory system
US5127014A (en) * 1990-02-13 1992-06-30 Hewlett-Packard Company Dram on-chip error correction/detection
US5283877A (en) * 1990-07-17 1994-02-01 Sun Microsystems, Inc. Single in-line DRAM memory module including a memory controller and cross bar switches
US5386511A (en) * 1991-04-22 1995-01-31 International Business Machines Corporation Multiprocessor system and data transmission apparatus thereof

Also Published As

Publication number Publication date
WO1997011419A2 (en) 1997-03-27

Similar Documents

Publication Publication Date Title
EP0398067A3 (en) Combined multiple memories
EP0284102A3 (en) Semiconductor memory device with improved redundant scheme
EP0323172A3 (en) Dynamic random access memories having shared sensing amplifiers
WO2001006371A8 (en) Improved memory system apparatus and method
WO1997004457A3 (en) Pipelined address memories, and systems and methods using the same
HK1006884A1 (en) High integration dram controller
TW332927B (en) Sense amplifier
EP0269330A3 (en) Array-word-organized memory system
TW325568B (en) Row redundant circuit with a common fuse case
WO2002045094A3 (en) Method and apparatus for built-in self-repair of memory storage arrays
EP0411626A3 (en) Semiconductor memory device having a redundancy
AU6945700A (en) Circuit and method for a multiplexed redundancy scheme in a memory device
EP0341897A3 (en) Content addressable memory array architecture
EP0333207A3 (en) Mask rom with spare memory cells
EP0211565A3 (en) Random access memories
EP0929077A3 (en) Semiconductor memory with built-in parallel bit test mode
AU4635697A (en) Memory block select using multiple word lines to address a single memory cell row
TW358179B (en) Method for distributing banks in semiconductor memory device
DE69504203D1 (en) MULTI-GATE DATA STORAGE ARRANGEMENT WITH MULTIPLE COLUMN GROUPS
EP0101884A3 (en) Monolithic semiconductor memory
WO2003025940A3 (en) Register bank
TW353177B (en) Semiconductor memory device
WO1999010792A3 (en) Integrated dram with high speed interleaving
EP0337457A3 (en) Memory device having a plurality of memory cell arrays with different organization
WO1997011419A3 (en) Synchronous multi-port random access memory

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA