[go: up one dir, main page]

WO1992001253A1 - Interface d'ordinateur permettant le raccordement de peripheriques et la protection contre les coupures de courant - Google Patents

Interface d'ordinateur permettant le raccordement de peripheriques et la protection contre les coupures de courant Download PDF

Info

Publication number
WO1992001253A1
WO1992001253A1 PCT/US1990/003807 US9003807W WO9201253A1 WO 1992001253 A1 WO1992001253 A1 WO 1992001253A1 US 9003807 W US9003807 W US 9003807W WO 9201253 A1 WO9201253 A1 WO 9201253A1
Authority
WO
WIPO (PCT)
Prior art keywords
connector
pin
processor
assembly
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1990/003807
Other languages
English (en)
Inventor
Paul Stanley Marrington
Philip John Pik
Geoffrey Rudaw
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to PCT/US1990/003807 priority Critical patent/WO1992001253A1/fr
Publication of WO1992001253A1 publication Critical patent/WO1992001253A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/266—Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips

Definitions

  • This invention relates to programmable data processing, and particularly to their interface with various peripherals.
  • Programmable data process ors and in particular the new generation of microprocessors , due to their rapid processing time and ever expanding storage capability , can accomplish a great deal of computing and controlling operations in a very short time.
  • This type of a processor can and must o ften interface with a variety o f peripheral units and other devices through hardware connections .
  • Microprocessors specially the so- called personal computers usually offer only two data ports terminals to which the peripheral and auxiliary devices can be connected.
  • Parallel data l ines are usually wired from the processor ' s internal bus to a female connector socket in the back of the unit , and serial data lines are wired to a male connector socket in the back of the processor housing . those connectors also carry a
  • any additional control function between the processor and an auxiliary unit must be routed through special hardware which can switch the data and control lines between the various peripheral units.
  • the problem is particularly acute in an industrial control environment where the computer must interface with a variety of monitoring sensors and process control apparatuses.
  • a large number of data processing installations rely on backup power systems which intervenes in case of failure of the main power line to allow continued operation for a limited time, or to allow orderly shut-down of the system operation.
  • the task of monitoring the power line and the performance of the backup power system is best performed by the processor itself. However, this requires a direct interface between the processor and the power backup system which usually occupies one of the data ports that is no longer readily available for interfacing with one of the customary peripheral units.
  • the present invention expands the interfacing capability of a programmable data processor by providing a connecting device which can be mounted on one of its data ports but yet provide a matching terminal which is completely transparent to a connecting peripheral unit.
  • An electronic circuit within the device taps one of the data lines and converts any digital waveforms sensed thereon into a control signal for an auxiliary unit such as a backup power system.
  • the circuitry can also receive a voltage from the auxiliary device and transform it into a digital waveform which is applied to one of the port data lines.
  • the interface between the circuitry and the data lines is done through optical converters which completely isolate the data lines from the circuitry itself and the auxiliary unit energizing system.
  • the device is used for monitoring the performance of a backup power system and for controlling its operation.
  • Software residing on the data processor can decide from the information received from the monitoring circuitry when to activate or shutdown the backup power system , and when to orderly shutdown the operation of the processor itself in case both the main power and the backup power supply are about to fail .
  • Figure 1 illustrates the basic hardware of a data process ing system us ing the invention to control the operation of a power supply backup system ;
  • Figure 2 illustrates an alternate way in the cabling of the data processing system
  • Figure 3 illustrates the physical arrangement of the components of the interconnecting device
  • Figure 4 is a block diagram of the functions performed by the circuit in the interconnecting device ;
  • Figure 5 is an electrical schematic of the interconnecting device circuitry;
  • the processor 2 has its own built-in keyboard 5 and display screen 6. As found commonly on many personal computers, the processor 2 has two data terminals - a serial data terminal constituted by a male socket terminal 7 and a parallel data terminal constituted by a female socket terminal 8. Furthermore, the mechanical arrangement of the two terminal sockets have mating correspondence, i.e. if brought together they could be interconnected.
  • the processor power cord 9 is plugged into a power dis ⁇ tribution terminal of the power supply backup unit 4 which in turn has a power cord 11 designed to be connected to the main power line.
  • the power cord 12 of the printer 3 is plugged into the power distribution terminal of the power supply backup unit 4. The connection between the printer
  • a cable 13 having a female connector 14 at the printer end and a male connector 15 at the processor end.
  • SUBSTITUTESHEET special connecting device 16 provides the link between the processor 2 and the power supply backup unit 4 to which it is connected by means of a seven wire telephone-type connector 17.
  • a housing 18 has on one side a male connector 19 which is plugged into the female connector 8 of the data processor.
  • a female connector 20 mates with the male connector 15 at the end of the printer cable 13.
  • the connecting device 16 could have also been used for connection on the male data line port terminal socket 7 as illustrated in Figure 2.
  • it is the female connector side 20 of the housing 18 which interfaces directly with the processor, while the male connector side 19 is connected to a female connector 21 at the end of a cable 22 which could be leading to another peripheral unit.
  • the assignment of the parallel data line to the female socket 8 and the assignment of the serial data line to the male socket 7 are somewhat arbitrary, and that the invention would apply equally well if the connector assignment was reversed. From the mechanical arrangement of the housing
  • SUBSTITUTE SH B- 18 which is illustrated in Figure 3, one can see that pins 23 on the male connector are directly wired to corresponding pins 24 on the female connector 20 by electrical conductors 25.
  • the housing also includes a printed circuit board 26 having straps constituting part of these electrical conductors 25.
  • the circuit board 26 also receives wires from the cable 16 connected to the power supply backup unit 4.
  • the screws 27 used to secure the male connector end 20 to mating connectors can be removed from their housing 28 and placed in the opposite housing 29 and in opposite directions as indicated in dotted lines in Figure 3.
  • the screw housing 28 and 29 have inside threads which not only match the threads of the pins 27, but also those of which may be found in connectors such as connectors 15 or 21 designed to interface with the terminal sockets 7 or 8 on the processor.
  • any digital wave f orm whi ch appea rs on p in 3 0 o f f ema l e connector 20 or on pin 31 of male connector 19 is trans ferred through an opto-isolator 32 to a voltage pump 33 whose output signal 34 can be used through a driver 35 to control the operation of the
  • Pin 36 acts as a terminal for one of the wires in cable 16.
  • An analog voltage level which is sensed in the power supply backup unit and brought to pin 37 by cable 16 is converted into a digital waveform by the analog-to-digital converter 38.
  • the digital data is run to an opto-isolator 39 and then applied to pin 40 of the female connector 20 and pin 41 of the male connector 19.
  • the clocking pulse 42 for the analog-to-digital converter 38 is provided by the waveform at the output of the first opto-isolator 32.
  • An adjustable voltage divider 43 is provided between input pin 37 and the input of the analog- to-digital converter 38.
  • a constant current generator 44 and a voltage regulator 45 are used to generate a stable voltage supply 46 to the analog- to-digital converter 38. This ensures that the digital information at the output of the converter is an accurate representation of the input voltage (i.e. the monitored signal) unaffected by the change in the circuitry power supply. It can be understood that neither the voltage pump nor the analog-to-digital converter load will interfere in any way with the data lines connected to pins 30 and 40 of the female connector 20 or pins 31 and 41 of the male connector 19. Accordingly, the data lines of the processor 2 as seen by the printer on female connector 20 are completely transparent.
  • the processor can, at one point send, during a period of time, some specific data from the data lines to printer 3, and at other times send a coded waveform to the printed circuit board.
  • the processor could receive information on the data lines from another type of peripheral units while also being able to receive information on pin 41 of the male socket 7 or pin 40 of the female socket 8 about the operation of the power supply backup unit 4.
  • pin 37 receives the output voltage of the main battery which is at the heart of the power supply backup unit 4, in this case a so-called Uninterruptible Power Supply (UPS).
  • UPS Uninterruptible Power Supply
  • the power line charges the battery, and the power which is distributed to the various components of the system is derived from the battery by means of an inverter.
  • the main power source is cut off or fails, the battery continues supplying adequate power to the system for a period of time depending upon the capacity of the battery. It then becomes important to monitor the charge status of the battery, so that the processor or the entire system can be orderly shut down before it is discharged.
  • the output voltage of the battery is carried through cable 16 to pin 37 of the printed circuit board . This output voltage is converted into a digital data form by the analog- to-digital converter 38 , then placed on one of the processor ports where it can be periodically sampled.
  • the processor detects a drop in the battery voltage , the operation that may be in process is orderly terminated , the computer goes through a shut-down procedure, then sends a wave f orm on one o f the termina l s whi ch i s transformed into a control signal through the voltage pump to shut down the UPS .
  • Figure 5 is an electrical schematic of the printed circuit board circuitry .
  • the circled numerals correspond to the actual pin assignments on the male connector 19 , the female connector 20 and the power supply backup unit connector 17.
  • the non-circled reference numbers correspond to those used in Figure 4 .
  • Off-the-shelf components are
  • SUBSTITUTE SHEET identified by their common commercial nomenclature. Reference numbers pointing to areas of the circuitry corresponds to references used in Figure 4. It should be noted that the choice of pins, data lines, or control lines could be varied according to the design requirements of the system.
  • the monitoring and control of the power supply backup unit 4 by the computer is under the control of instruction residing in the processor memory.
  • Figure 6 is a flow diagram of the program followed by the processor in regard to the monitoring and control of the power supply backup unit A.
  • the processor Upon power-up of the system, the processor reads the battery voltage data which appears either on the SELECT LINE of the parallel port or the RING INDICATOR line of the serial port. This data is used to compute the lowest battery voltage reading which can be tolerated.
  • This limit value is then stored for comparison with subsequent readings.
  • the processor continues reading the battery voltage data and comparing it to the stored acceptable limit until such time as the data indicates that the battery voltage is falling below the acceptable limit. At which point, the processor initializes a shutdown procedure. At the end of the shutdown
  • SUBSTITUTESHEET procedure a turnoff signal is sent to the power supply backup unit as a waveform which is placed on the DATA II line of the parallel port or the RTS line of the serial port. Shutting off the power supply backup units cuts the power to the entire system.
  • the system could use a standby power supply instead of a UPS in such a case the voltage that would be monitored would be indicative of the status of the power line rather than the battery voltage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Sources (AREA)

Abstract

Dispositif de connexion (16) servant à étendre les capacités d'un système de traitement de données afin que celui-ci puisse se connecter à une variété d'unités périphériques. Le dispositif se compose d'un câble pourvu d'un boîtier (18) sur deux côtés opposés duquel sont montés deux connecteurs mâle et femelle (19, 20) qui sont orientés vers des directions opposées. A l'intérieur du boîtier (18), une plaquette de circuits imprimés (26) fournit des liaisons entre les deux connecteurs. L'autre extrémité du câble est adaptée pour être connectée à une unité périphérique (17). La plaquette de circuits comporte un convertisseur analogique-numérique (38) relié de manière à recevoir un signal d'entrée de l'unité périphérique et à appliquer un signal de sortie numérique à l'une des liaisons (25). La plaquette comporte un circuit (33) adapté à convertir une forme d'onde numérique reçue par l'un des connecteurs en un signal de commande pour l'unité périphérique. Lorsque l'un des connecteurs est rattaché à la porte de sortie d'une unité de traitement de données (2), le signal numérique correspondant à une fonction de l'unité périphérique peut être lu à cette porte et un signal de commande peut être envoyé à l'unité périphérique comme une forme d'onde numérique par l'intermédiaire de la même porte. Le connecteur opposé monté sur le boîtier (18) demeure disponible pour être connecté à un autre dispositif périphérique. L'unité de traitement de données peut ainsi commander l'unité périphérique sans perdre ses capacités d'interface avec d'autres périphériques.
PCT/US1990/003807 1990-07-05 1990-07-05 Interface d'ordinateur permettant le raccordement de peripheriques et la protection contre les coupures de courant Ceased WO1992001253A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/US1990/003807 WO1992001253A1 (fr) 1990-07-05 1990-07-05 Interface d'ordinateur permettant le raccordement de peripheriques et la protection contre les coupures de courant

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1990/003807 WO1992001253A1 (fr) 1990-07-05 1990-07-05 Interface d'ordinateur permettant le raccordement de peripheriques et la protection contre les coupures de courant

Publications (1)

Publication Number Publication Date
WO1992001253A1 true WO1992001253A1 (fr) 1992-01-23

Family

ID=22220940

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1990/003807 Ceased WO1992001253A1 (fr) 1990-07-05 1990-07-05 Interface d'ordinateur permettant le raccordement de peripheriques et la protection contre les coupures de courant

Country Status (1)

Country Link
WO (1) WO1992001253A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4593349A (en) * 1982-07-22 1986-06-03 Honeywell Information Systems Inc. Power sequencer
US4662736A (en) * 1984-12-29 1987-05-05 Minolta Camera Kabushiki Kaisha Power supply system for memory unit of camera
US4740883A (en) * 1986-08-04 1988-04-26 Rockwell International Corporation Universal solid state power controller
US4747041A (en) * 1983-06-27 1988-05-24 Unisys Corporation Automatic power control system which automatically activates and deactivates power to selected peripheral devices based upon system requirement

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4593349A (en) * 1982-07-22 1986-06-03 Honeywell Information Systems Inc. Power sequencer
US4747041A (en) * 1983-06-27 1988-05-24 Unisys Corporation Automatic power control system which automatically activates and deactivates power to selected peripheral devices based upon system requirement
US4662736A (en) * 1984-12-29 1987-05-05 Minolta Camera Kabushiki Kaisha Power supply system for memory unit of camera
US4740883A (en) * 1986-08-04 1988-04-26 Rockwell International Corporation Universal solid state power controller

Similar Documents

Publication Publication Date Title
US20030133263A1 (en) Uninterruptible power supply (UPS) with built-in USB hub
US6445088B1 (en) Multipurpose data port
US6357011B2 (en) Bus-powered computer peripheral with supplement battery power to overcome bus-power limit
US5871368A (en) Bus connector
EP1277121B1 (fr) Système fournissant des possibilités d'expansion externes à un ordinateur personel
CN101455575B (zh) 电子设备探头扩展装置及主机对扩展探头的控制方法
US6204574B1 (en) Backup power-supply device
US6548986B1 (en) Battery backup system for appliances using wall transformers
US10409753B2 (en) Adapters, systems and methods for adapting PCIe expansion cards to PCIe component bays
JP2002182800A (ja) コンピュータ・システム、周辺装置動作方法およびコンピュータ周辺装置
CN101685333B (zh) 电子设备及其电源连接模组
US6894902B2 (en) Computer expansion device with USB interface
US7851944B2 (en) Integrated uninterrupted power supply unit
KR100373995B1 (ko) 컴퓨터 시스템의 전압 조정기 모듈 보수 방법 및 파워서브시스템
CN215646209U (zh) 一种兼容交流与直流的冗余电源
CN111224438A (zh) 具有通用序列总线c型连接器的电子装置
JPH0588793A (ja) 拡張システム
JP3106082U (ja) ソケット型停電用電源装置
EP1766497B1 (fr) Systeme et procede d'acheminement de donnees et d'energie vers des dispositifs externes
US20250098103A1 (en) Cabinet server
WO1992001253A1 (fr) Interface d'ordinateur permettant le raccordement de peripheriques et la protection contre les coupures de courant
CN208224988U (zh) 一种服务器输入输出io板卡
CN118214485A (zh) 光电转换装置、电子设备及计算系统
CN202948397U (zh) 电脑及其外接式电源模块
CN110007742B (zh) 一种电源管理电路及电子设备

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU BR DK FI JP NO US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB IT LU NL SE