[go: up one dir, main page]

WO1990011643A1 - Synthetiseur de frequence a modulation fm - Google Patents

Synthetiseur de frequence a modulation fm Download PDF

Info

Publication number
WO1990011643A1
WO1990011643A1 PCT/US1990/001605 US9001605W WO9011643A1 WO 1990011643 A1 WO1990011643 A1 WO 1990011643A1 US 9001605 W US9001605 W US 9001605W WO 9011643 A1 WO9011643 A1 WO 9011643A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
output
frequency
coupled
integrating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1990/001605
Other languages
English (en)
Inventor
Frederick L. Martin
Darrell E. Davis
Wayne P. Shepherd
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of WO1990011643A1 publication Critical patent/WO1990011643A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0966—Modifications of modulator for regulating the mean frequency using a phase locked loop modulating the reference clock
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
    • H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
    • H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0941—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation at more than one point in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0958—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation by varying the characteristics of the voltage controlled oscillator

Definitions

  • This invention relates generally to frequency synthesizers, and more particularly to modulation of a frequency synthesizer.
  • Frequency divider circuits are used in frequency synthesizer circuits such as in a phase locked loop (PLL).
  • PLL phase locked loop
  • the output frequency (fo) of a voltage controlled oscillator (VCO) is divided (56') and applied to a phase detector.
  • the phase detector operates to compare the phase of the divided output signal with a reference frequency (fr) from a reference oscillator in order to control the VCO output frequency.
  • M may be produced by a signal processor.
  • phase excursion required at a phase modulator (which is typically coupled to one input of the phase detector) for conventional frequency modulation may increase beyond a limit (i.e., the modulator's linear operating range of II radians).
  • This problem is intensified with low frequency modulating signals, which require an even greater phase excursion. Therefore, a need exists to increase the maximum amount of phase excursion to facilitate modulation via a low frequency modulating signal in a PLL having a high reference frequency.
  • the synthesizer includes an accumulator for integrating a modulating signal to provide an integrated signal and a first control signal.
  • the integrated signal is coupled to another accumulator for further integration to provide a second control signal.
  • a third control signal results from differentiating the second control signal.
  • a signal processor modifies the divider modulus code in response to the modulating signal.
  • a frequency synthesizer in a radio for providing a modulated output signal comprises a phase-locked loop including a reference frequency signal source, a phase detector, a voltage controlled oscillator, and a programmable divider operatively connected to apply a divisor to either the output of the voltage controlled oscillator or the output of the reference frequency signal source.
  • a first integrator for integrating a modulating signal provides an integrated signal and a first control signal.
  • a second integrator coupled to the first integrator for integrating the integrated signal provides a second control signal.
  • a differentiator coupled to the second integrator differentiates the second control signal to provide a third control signal.
  • a processor coupled to the first integrator, the second integrator and the differentiator processes the first, second, and third control signals and a divider modulus code.
  • the processor coupled to the programmable divider modifies the divider modulus code in response to the modulating signal to provide the divisor, whereby the frequency of the output signal from the voltage controlled oscillator is modulated by the modulating signal.
  • FIG. 1 is a block diagram of a preferred embodiment of a frequency synthesizer with FM modulation in accordance with the present invention.
  • FIG. 2 is a block diagram of the signal processor of the frequency synthesizer of FIG. 1.
  • FIGS. 3A- 3i are illustrations of signal wave forms at various points of the signal processor of FIG. 2.
  • FIG. 4 is a block diagram of an alternate embodiment of a frequency synthesizer with FM modulation in accordance with the present invention.
  • FIG. 5 is a block diagram of the signal processor of the frequency synthesizer of FIG. 4.
  • a frequency synthesizer 10 in accordance with the present invention, includes a reference oscillator 11.
  • the output of reference oscillator 11 (f r ) is applied to a phase detector 12 that has its output coupled, via a low pass filter 13, to a voltage controlled oscillator (VCO) 14.
  • VCO voltage controlled oscillator
  • a fixed reference divider may divide the oscillator output frequency by a reference divisor to provide the reference frequency (f r ).
  • the VCO 14 receives a modulating signal 9 that directly modulates the VCO using known dual port modulation techniques.
  • the output (fo) (whether modulated or unmodulated) of the VCO 14 is connected to an output port 15 of the frequency synthesizer 10, and to a programmable divider 16.
  • the output of divider 16 provides a divided signal (fd) to the phase detector 12 and to a signal processor 17.
  • the signal processor 17 is connected to the programmable divider 16 and provides the divider modulus code that reduces (fo) to (fd).
  • Two inputs are provided to the signal processor 17.
  • One input is for the divider modulus code and the other input is for an A/D converter 18.
  • the A/D converter 18, having an input for the modulating signal is clocked in by a sampling signal (Fsample) 19.
  • the signal processor 17 processes a divider modulus (M) and the output of the A/D converter 18 to modify M in accordance with the modulating signal 9 to achieve analog modulation with digital methods.
  • the output (A/D word) of the A/D converter 18 is connected to the input of a first accumulator 24, which comprises means for integrating a modulating signal.
  • One output of the first accumulator (contents) is connected to the input of a second accumulator 25, which comprises means for integrating the integrated signal.
  • the outputs of the accumulators depend on the A/D word.
  • each of the accumulators 24 and 25 may have the same capacity; however, the two accumulators need not have the same resolution. Resolution is the smallest step size by which the accumulator increments before reaching capacity when the contents overflow to generate a carry. Positive and negative carry outputs of the accumulator 24 comprise a first control signal.
  • a positive and a negative output of the accumulator 25 comprise a second control signal.
  • the positive carry (P) output of the accumulator 24 is fed to an input (A) of a 6-to-3 binary encoder 41.
  • the negative carry output (N) is fed to another input (B) of the encoder 41.
  • a positive carry output of the second accumulator 25 is fed to another input (C) of the binary encoder 41 , and to a (D) input of a flip- flop 42. Coupled to an input (D) of the binary encoder 41 is the Q BAR output of the flip-flop 42.
  • the negative carry output of the accumulator 25 is coupled into the input (E) of the binary encoder 41 , and to a (D) input of another flip-flop 38. Coupled to a last input (F) of the binary encoder 41 , is the Q BAR output of flip- flop 38.
  • Motorola type 74LS04 inverter (36) and 74LS74 flip-flops (38 and 42) may be used as differentiating means. The delaying and inverting operation of the flip-flops (38 and 42) produces a differentiating effect by decreasing (or increasing) the divider modulus code after the modulus has been previously increased (or decreased) due to the positive (or negative) carry.
  • the output pulse created in the divider simulates the instantaneous differential impulse created each time the accumulator 25 overflows.
  • the resolution of the two accumulators (24 and 25) operating with the analog-to-digital converter provide the fine resolution needed to achieve linear modulation with digital techniques.
  • Clock inputs of flip-flops 38 and 42 and accumulators 24 and 25 are coupled to the output of the programmable divider 16 (fd).
  • these clock signals could be provided directly by the reference oscillator 11 since (fd) and (f r ) are phase locked. Alternately, even if the signals were not phase locked, the normally small variation between the signals will render either signal usable.
  • , and N2 are applied to an adder 43 as a word B input.
  • the modulus (M), (word A input) is summed to the word B to derive the divisor of the programmable divider 16.
  • FIGS. 3a-i the operation of the present invention will be described. While the circuit will respond to any waveform within the resolution of the A/D converter 18, the example of a square wave modulating signal with amplitude A will be considered. A representation of this waveform is shown in FIG. 3a. It is assumed that the waveform in FIG. 3a is periodic with the fundamental frequency of the waveform much less than the unity gain frequency of the loop.
  • FIG. 3b shows the phase adjustments required from steady state on the VCO output signal fo to produce the desired FM modulated signal. Note that this waveform is proportional to the integral of the modulating signal waveform shown in FIG. 3a.
  • the phase adjustments to the steady state VCO output signal are significant because the invention functions by applying or inducing phase adjustments to the loop by varying the transient time and magnitude of the divider modulus. For each pulse of the (fd) signal, the first accumulator 24 sums the input from the A/D converter 18 to the value already stored in accumulator 24.
  • accumulator 24 is scaled such that its capacity is equivalent to 2 ⁇ radians change in phase from steady state of the VCO output signal fo. In this way, the relationship between the amplitude of the modulating signal and the frequency deviation of the FM modulated signal is established.
  • the carry has the effect of increasing the divisor of the programmable divider 16 for one cycle of the divider output fd.
  • the change in divider modulus as a result of the action of first accumulator 24 is shown in FIG. 3c. Since the first accumulator 24 generates both positive and negative carry signals, and since the negative carry signal is inverted by inverter 34, the divisor can be either increased or decreased from its steady state value.
  • FIG. 3d shows the phase adjustments to the loop due to the action of the first accumulator 24.
  • the waveform cannot be measured directly in the circuit, in a signal flow notation it would be summed as an input (15") before the input to the divider but after the output branch of signal fo.
  • the first accumulator causes large step changes in the phase of the signal at the divider input (15'). Additional refinement of the signal is required to reduce distortion at the synthesizer output.
  • the second accumulator 25 along with flip flops 38 and 42 act to reduce the distortion on the FM modulated signal as described below.
  • the second accumulator input sums the contents of the first accumulator 24 to the contents of the accumulator 25.
  • the contents of the accumulator 25 can be considered to be the integral of the quantity in the contents of the accumulator 24.
  • the capacity of accumulator 25 is typically identical to that of accumulator 24.
  • a negative carry induces a decrease in the divider modulus code followed by an increase for the subsequent cycle.
  • This action can be treated as summing to the loop via the loop divider the derivative of the contents in the second accumulator, which is equivalent to the value in the first accumulator. Since actions precipitated by second accumulator carries are always implemented in pairs (an increase coupied to a decrease in the divisor) there is no net change in the average value of the divisor due to the action of the second accumulator 25. However, the amount of phase adjustments summed to the loop is not zero, but tracks the magnitude of the phase adjustment required by the modulating signal. In FIG.
  • FIG. 3e the effect of the second accumulator on the divisor of the loop divider 16 are demonstrated for the example modulating waveform in FIG. 3a.
  • FIG. 3f the effect of the divisor on the phase adjustments in the loop from steady state is illustrated.
  • the waveform of FIG. 3f can be regarded as an input summed at the divider input (15').
  • the actions of the two accumulators are combined and the sum of the two actions is applied to the loop divider.
  • the total phase adjustments to the loop for this operation is demonstrated for the example modulating signal of FIG. 3a in FIG. 3g.
  • the low pass action of the loop filters out the high frequency disturbances of the waveform produced by the varying divider such that the remaining phase adjustments to the loop measured at the VCO track the phase adjustments required to produce a low distortion FM representation of the modulating signal. This is illustrated in FIG. 3h for the modulating waveform of FIG. 3a.
  • the deviation of the FM signal at the VCO output is illustrated in FIG.3L Referring to FIG. 4, an alternate embodiment of the present invention is illustrated.
  • the digital technique for linear modulation of the present invention is applied to a reference programmable divider 16' instead of a loop divider 56 which maintains the same divider modulus code M.
  • the reference programmable divider 16' having the divisor Mref is coupled in between the reference frequency oscillator 11 and the phase detector 12.
  • the signal processor 17 processes the reference programmed divider modulus Mref and the digitized modulating signal output of the A/D converter 18 to modify Mref in accordance with the modulating signal 9.
  • FIG. 5 a block diagram of the signal processor of the frequency synthesizer of FIG. 4 is illustrated. Internally, the structure of the signal processor 17 of FIG. 5 remains the same as that of FIG. 2. Only the originations and destination for the inputs and output of the signal processor 17 are different. The signal processor 17 is now programmed by the reference programmed divider modulus Mref and clocked by the reference frequency fr. The output of the signal processor 17 is subsequently applied to the reference programmable divider 16' in accordance with the rest of the present invention already described.
  • the invention has been described as it would be implemented using two accumulators. Other schemes could be used for improved reduction of distortion such as adding additional accumulators or using other more sophisticated algorithms.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

Un synthétiseur de fréquence (10) produisant un signal de sortie modulé (fo) comprend un signal de fréquence de référence (fr), un oscillateur (14) commandé en tension, un démultiplicateur programmable (6) ainsi qu'un détecteur de phases (12). Un premier intégrateur (24) intégrant un signal de modulation, émet un premier signal de commande. Un second intégrateur (25) couplé audit premier intégrateur (24) émet un second signal de commande. Un différentiateur (36, 42 et 48) couplé audit second intégrateur (25), émet un troisième signal de commande. Enfin, un processeur (41 et 43) traite les premier, second, et troisième signaux de commande, ainsi qu'un code de module (M) du démultiplicateur. Le processeur (41 et 43) couplé audit démultiplicateur programmable modifie le code de module (M) du démultiplicateur en réponse au signal de modulation (9), afin de fournir un diviseur audit démultiplicateur (16), de sorte que la fréquence dudit signal de sortie provenant de l'oscillateur (14) commandé en tension est modulé par ledit signal de modulation (9).
PCT/US1990/001605 1989-03-27 1990-03-26 Synthetiseur de frequence a modulation fm Ceased WO1990011643A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US32883489A 1989-03-27 1989-03-27
US328,834 1989-03-27

Publications (1)

Publication Number Publication Date
WO1990011643A1 true WO1990011643A1 (fr) 1990-10-04

Family

ID=23282644

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1990/001605 Ceased WO1990011643A1 (fr) 1989-03-27 1990-03-26 Synthetiseur de frequence a modulation fm

Country Status (3)

Country Link
EP (1) EP0465559A4 (fr)
JP (1) JPH04505841A (fr)
WO (1) WO1990011643A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6008703A (en) * 1997-01-31 1999-12-28 Massachusetts Institute Of Technology Digital compensation for wideband modulation of a phase locked loop frequency synthesizer
JP2009055626A (ja) * 2002-02-25 2009-03-12 Sony Electronics Inc 発振器及びそれを用いた位相同期ループ回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4068199A (en) * 1976-12-23 1978-01-10 Gte Sylvania Incorporated Digital phase-locked loop frequency modulator
US4609881A (en) * 1983-05-17 1986-09-02 Marconi Instruments Limited Frequency synthesizers

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56117405A (en) * 1980-02-21 1981-09-14 Matsushita Electric Ind Co Ltd Fm modulation system
GB8313616D0 (en) * 1983-05-17 1983-06-22 Marconi Instruments Ltd Signal generators
US4586005A (en) * 1985-07-16 1986-04-29 Hughes Aircraft Company Enhanced analog phase interpolation for Fractional-N frequency synthesis
DE3533222A1 (de) * 1985-09-18 1987-03-19 Schlumberger Messgeraete Gmbh Schaltungsanordnung mit einer gleichspannungsfrequenzmodulierbaren phasenregelschleife
JPS6359008A (ja) * 1986-08-27 1988-03-14 Nec Corp Ｆｍ変調回路
US4810977A (en) * 1987-12-22 1989-03-07 Hewlett-Packard Company Frequency modulation in phase-locked loops

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4068199A (en) * 1976-12-23 1978-01-10 Gte Sylvania Incorporated Digital phase-locked loop frequency modulator
US4609881A (en) * 1983-05-17 1986-09-02 Marconi Instruments Limited Frequency synthesizers

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP0465559A4 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6008703A (en) * 1997-01-31 1999-12-28 Massachusetts Institute Of Technology Digital compensation for wideband modulation of a phase locked loop frequency synthesizer
JP2009055626A (ja) * 2002-02-25 2009-03-12 Sony Electronics Inc 発振器及びそれを用いた位相同期ループ回路

Also Published As

Publication number Publication date
JPH04505841A (ja) 1992-10-08
EP0465559A4 (en) 1992-05-06
EP0465559A1 (fr) 1992-01-15

Similar Documents

Publication Publication Date Title
US4994768A (en) Frequency synthesizer with FM modulation
AU646304B2 (en) Latched accumulator fractional N synthesizer
AU637237B2 (en) Frequency synthesizer
AU632243B2 (en) Multiple latched accumulator fractional n synthesis
JP4246380B2 (ja) 位相ロックループ変調器制御用のポストフィルタδς
AU631993B2 (en) Multiaccumulator sigma-delta fractional-n synthesizer
US5903194A (en) Digital phase modulation of frequency synthesizer using modulated fractional division
JP2650492B2 (ja) 変調スプリアス補償を有する分数ｎシンセサイザ
US6690215B2 (en) Sigma-delta-based frequency synthesis
US6700945B2 (en) Phase lock loop circuit
WO1990011643A1 (fr) Synthetiseur de frequence a modulation fm
JP2000078001A (ja) デジタルｐｌｌ回路
JPS6074702A (ja) デイジタル電圧制御発振器
JPH06112980A (ja) 正弦出力信号を発生するための装置
JPS6339215A (ja) Ｐｌｌ装置
GB2217535A (en) Digital circuit arrangement
JP3013859B2 (ja) 周波数シンセサイザ
JP3019434B2 (ja) 周波数シンセサイザ
JPS6333739B2 (fr)
JPH08274628A (ja) デジタルｐｌｌ
JPH0797745B2 (ja) 位相同期回路
JPH02233019A (ja) 周波数シンセサイザ
JPH05122067A (ja) 周波数シンセサイザ
JPS63229918A (ja) デイジタル式位相同期ル−プ回路
JPS5921104A (ja) デイジタル制御発振器

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1990905856

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1990905856

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1990905856

Country of ref document: EP