[go: up one dir, main page]

WO1988005990A1 - Cladding of substrates with thick metal circuit patterns - Google Patents

Cladding of substrates with thick metal circuit patterns Download PDF

Info

Publication number
WO1988005990A1
WO1988005990A1 PCT/US1988/000116 US8800116W WO8805990A1 WO 1988005990 A1 WO1988005990 A1 WO 1988005990A1 US 8800116 W US8800116 W US 8800116W WO 8805990 A1 WO8805990 A1 WO 8805990A1
Authority
WO
WIPO (PCT)
Prior art keywords
resist
circuit
metallization
conductive material
step comprises
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1988/000116
Other languages
French (fr)
Inventor
Robert Lawrence
Richard N. Leyden
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of WO1988005990A1 publication Critical patent/WO1988005990A1/en
Priority to DK545588A priority Critical patent/DK545588A/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23FNON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00Etching metallic material by chemical means
    • C23F1/02Local etching
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061Etching masks
    • H05K3/062Etching masks consisting of metals or alloys or metallic inorganic compounds
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/108Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/09Treatments involving charged particles
    • H05K2203/095Plasma, e.g. for treating a substrate to improve adhesion with a conductor or for cleaning holes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/381Improvement of the adhesion between the insulating substrate and the metal by special treatment of the substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/388Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer

Definitions

  • the present invention relates to a method for forming circuits on insulative substrates and, in particular, circuit lines of 2 mil and lesser widths without electrical shorting between the lines.
  • Size reduction of interconnections in electronic devices has been an on-going effort to provide narrower leads and closer center-to-center spacing between the leads, thus to reduce the size, weight, cost and number of layers of multilayer printed wiring boards. It has also been an aim to provide greater shock and vibration resistance to such electronic devices which is possible if size reduction and consequent shorter spans between supports can be properly effected.
  • Conventional printed wiring boards are produced from one or more rolled or electroplated copper sheets which are laminated to "B-staged" substrates of polymer- glass, such as of a polyimide, an epoxy, and combinations thereof.
  • the thinnest copper sheet is commonly 1/2 oz. or 0.7 mils thick.
  • the result from presently available technology, using resist, patterning and etching techniques, are circuits whose narrowest lines and spaces measure 5 mils, respectively, over line lengths of less than 5 inches, and at a premium cost. Under laboratory conditions, shorter lines with spaces and line widths of 2 to 3 mils are obtainable. However, if 1/2 oz.
  • Narrow lines and close center-to-center spacing between the lines result in higher density in electronic packaging because of decreased size of printed wiring boards and a decrease in the number of layers in multilayer printed wiring boards, thus lowering the weight and cost of such boards. Because of shorter spans between supports in and for the boards, resistance to shock and vibration is enhanced.
  • FIG. 1 is a view of a section of a substrate for a printed wiring board, one surface thereof in process of being etched;
  • FIG. 2 illustrates the placement of an Angstroms thick layer of metallization on the etched surface;
  • FIG. 3 shows a photoresist pattern of a fine line portion of a circuit configuration;
  • FIG. 4 depicts metal deposited into the resist pattern openings to define the circuit fine lines
  • FIG. 5 is a view of the printed wiring board following stripping of the resist pattern.
  • FIG. 6 illustrates the completed wiring board, following removal of the metallization, using the fine line circuitry as a resist.
  • a substrate 10 such as of polymer material, polyimide-glass or epoxy-glass, is illustrated for having one surface 12 thereof etched. Etching is preferably accomplished by an oxygen plasma etch, such as is represented by arrows 14, in a conventional manner, to prepare the surface for subsequent adhesion to it by metallization.
  • an oxygen plasma etch such as is represented by arrows 14, in a conventional manner, to prepare the surface for subsequent adhesion to it by metallization.
  • metallization 16 is then sputtered or vacuum deposited or otherwise suitably deposited onto etched surface 12 to ensure optimum adhesion to the substrate.
  • titanium and chromium were deposited onto surface 12 in thicknesses of about 250 to 500 Angstroms, and gold and copper were deposited onto the chromium and titanium in respective thicknesses of 1,000 and up to 20,000 Angstroms.
  • the thickness of this composite is selected to withstand deleterious effects thereon of subsequent processing.
  • the sputtered-metal surface is then cleaned so that it is "water-break-free," that is, there are no deposits on metallization 16 to impede flow of water thereover.
  • a dry film resist 18 e.g., "Riston” (trademark of E.I. DuPont de Nemours and Company) and "Laminar” O 88/05990 '
  • a liquid resist may be used; however, a dry film is preferred as providing the greater thicknesses desired, such thicknesses typically being 1/2 to 1-1/2 mils.
  • the type of resist used will depend upon the circuit line thickness desired. A negative defining the desired circuitry is placed atop the resist and exposed to light. Portions of the resist are removed to form the resist into a pattern 20 (see FIG. 3) defining the desired electronic circuit, openings 22 comprising a portion of the pattern. All the foregoing resist treating procedures are in accordance with conventional techniques.
  • metal 24 which forms the desired circuitry, is then deposited, preferably by conventional electroplating techniques, in the thickness desired, e.g., 1/2 to 1-1/2 mils, onto metallization 16 exposed by openings 22. Resist pattern 20 is then stripped from the metallization, see FIG. 5. Using metal 24 as a resist, unprotected portions of metallization 16 are removed to provide free-standing electrical lines or traces on substrate 10, with no electrical shorting between the lines, as depicted in FIG. 6. If desired, a liquid or dry film resist may also be used to protect the deposited metal lines, especially when the metal lines and the below metallization comprise the same metal.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Metallurgy (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)

Abstract

A method for forming a circuit on a surface of an insulating substrate (10) comprises the steps of adhering Angstroms thick metallization (16) to the surface of the insulating substrate, placing conductive material (24) on the metallization through a photoresist pattern (20) of the circuit, stripping the resist pattern from the substrate, and removing the metallization not covered by the circuit of the conductive material by use of the conductive material as a resist.

Description

CLADDING OF SUBSTRATES WITH THICK METAL CIRCUIT PATT BACKGROUND OF THE INVENTION
The present invention relates to a method for forming circuits on insulative substrates and, in particular, circuit lines of 2 mil and lesser widths without electrical shorting between the lines.
Size reduction of interconnections in electronic devices, in particular with respect to high density electronic packaging, has been an on-going effort to provide narrower leads and closer center-to-center spacing between the leads, thus to reduce the size, weight, cost and number of layers of multilayer printed wiring boards. It has also been an aim to provide greater shock and vibration resistance to such electronic devices which is possible if size reduction and consequent shorter spans between supports can be properly effected.
Conventional printed wiring boards are produced from one or more rolled or electroplated copper sheets which are laminated to "B-staged" substrates of polymer- glass, such as of a polyimide, an epoxy, and combinations thereof. The thinnest copper sheet is commonly 1/2 oz. or 0.7 mils thick. The result from presently available technology, using resist, patterning and etching techniques, are circuits whose narrowest lines and spaces measure 5 mils, respectively, over line lengths of less than 5 inches, and at a premium cost. Under laboratory conditions, shorter lines with spaces and line widths of 2 to 3 mils are obtainable. However, if 1/2 oz. copper, for example, is used on the outer faces of a multilayer board, when the vias are plated through with 1 mil thick copper, the original 1/2 oz. copper on the outer faces becomes 1.7 to 2 mil copper. Etching 5 mil wide lines is accomplished only by trial by error, and obtaining smaller widths of 2 and 3 mils is even more difficult. O 88/05990
In general, as the thickness of the copper increases, the problems with etch factor, dry film resist turbidity, that is, exposure light diffracting in the film, and the physical separation of artwork lines likewise increase.
SUMMARY OF THE INVENTION These problems and drawbacks are successfully addressed and avoided in the present invention by a method in which a circuit is formed on a surface by adhering Angstroms thick metallization to the surface of an insulating substrate, placing conductive material on the metallization through a photoresist pattern of the circuit, stripping the resist pattern from the substrate, and removing the metallization not covered by the circuit of the conductive material.
Several advantages are derived from this method. Narrow lines and close center-to-center spacing between the lines result in higher density in electronic packaging because of decreased size of printed wiring boards and a decrease in the number of layers in multilayer printed wiring boards, thus lowering the weight and cost of such boards. Because of shorter spans between supports in and for the boards, resistance to shock and vibration is enhanced.
Other aims and advantages, as well as a more complete understanding of the present invention, will appear from the following explanation of exemplary embodiments and the accompanying drawings thereof.
DESCRIPTION OF THE DRAWINGS FIG. 1 is a view of a section of a substrate for a printed wiring board, one surface thereof in process of being etched; FIG. 2 illustrates the placement of an Angstroms thick layer of metallization on the etched surface; FIG. 3 shows a photoresist pattern of a fine line portion of a circuit configuration;
FIG. 4 depicts metal deposited into the resist pattern openings to define the circuit fine lines;
FIG. 5 is a view of the printed wiring board following stripping of the resist pattern; and
FIG. 6 illustrates the completed wiring board, following removal of the metallization, using the fine line circuitry as a resist.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Referring to FIG. 1, a substrate 10, such as of polymer material, polyimide-glass or epoxy-glass, is illustrated for having one surface 12 thereof etched. Etching is preferably accomplished by an oxygen plasma etch, such as is represented by arrows 14, in a conventional manner, to prepare the surface for subsequent adhesion to it by metallization.
As shown in FIG. 2, metallization 16 is then sputtered or vacuum deposited or otherwise suitably deposited onto etched surface 12 to ensure optimum adhesion to the substrate. In examples of reductions to practice, titanium and chromium were deposited onto surface 12 in thicknesses of about 250 to 500 Angstroms, and gold and copper were deposited onto the chromium and titanium in respective thicknesses of 1,000 and up to 20,000 Angstroms. The thickness of this composite is selected to withstand deleterious effects thereon of subsequent processing. The sputtered-metal surface is then cleaned so that it is "water-break-free," that is, there are no deposits on metallization 16 to impede flow of water thereover. The work in process is then dried and warmed in an oven, for example at 150 to 200 degrees Fahrenheit. A dry film resist 18, e.g., "Riston" (trademark of E.I. DuPont de Nemours and Company) and "Laminar" O 88/05990 '
(trademark of Dynache Corporation) is placed over the metallization. If desired, a liquid resist may be used; however, a dry film is preferred as providing the greater thicknesses desired, such thicknesses typically being 1/2 to 1-1/2 mils. The type of resist used will depend upon the circuit line thickness desired. A negative defining the desired circuitry is placed atop the resist and exposed to light. Portions of the resist are removed to form the resist into a pattern 20 (see FIG. 3) defining the desired electronic circuit, openings 22 comprising a portion of the pattern. All the foregoing resist treating procedures are in accordance with conventional techniques.
"As illustrated in FIG. 4, metal 24, which forms the desired circuitry, is then deposited, preferably by conventional electroplating techniques, in the thickness desired, e.g., 1/2 to 1-1/2 mils, onto metallization 16 exposed by openings 22. Resist pattern 20 is then stripped from the metallization, see FIG. 5. Using metal 24 as a resist, unprotected portions of metallization 16 are removed to provide free-standing electrical lines or traces on substrate 10, with no electrical shorting between the lines, as depicted in FIG. 6. If desired, a liquid or dry film resist may also be used to protect the deposited metal lines, especially when the metal lines and the below metallization comprise the same metal. It is essential that the deposited metal 24 not exceed to height of the resist, if "blooming" or spreading of the metal is to be avoided. Although the invention has been described with respect to a particular embodiment thereof, it should be realized that various changes and modifications may be made therein without departing from the spirit and scope of the invention.

Claims

Claims :
1. A method for forming a circuit on a surface of an insulating substrate comprising the steps of: adhering conductive material to the surface through a photoresist pattern of the circuit; stripping the resist pattern from the substrate; and removing the metallization not covered by the circuit of the conductive material.
2. A method according to claim 1 in which said adhering step comprises the step of adhering Angstroms thick metallization to the surface of the insulating substrate.
3. A method for forming a circuit on a surface of an insulating substrate comprising the steps of: etching the substrate surface for enabling adhesion of metallization to the surface in a subsequent step; adhering a metallization layer to the surface; applying a resist on the metallization layer; placing a pattern of the circuit on the resist; exposing portions of the resist through the pattern; developing the resist so exposed; removing portions of the resist for defining openings therein conforming to the pattern; placing conductive material in the openings for forming the circuit; stripping the resist from the substrate; and removing portions of the metallization layer not covered by the circuit of the conductive material. O 88/05990
4. A method according to claim 3 in which said etching step comprises the step of removing a layer of the substrate.
5. A method according to claim 3 in which said etching step comprises the step of plasma etching the surface with oxygen.
6. A method according to claim 3 in which said adhering step comprises the step of sputtering the metallization onto the etched surface..
7. A method according to claim 6 in which said sputtering step comprises the steps of sputter depositing titanium or chromium on the etched surface to a thickness of about 250 to 500 Angstroms and sputter depositing gold or copper on the titanium or chromium to a thickness of about 1000 to 2000 Angstroms.
8. A method according to claim 7 in which said adhering step comprises the step of vacuum depositing the metallization onto the etched surface.
9. A method according to claim 8 in which said vacuum depositing step comprises the steps of depositing titanium or chromium on the etched surface to a thickness of about 250 to 500 Angstroms and depositing gold or copper on the titanium or chromium to a thickness of about 1,000 and up to 20,000 Angstroms, respectively.
10. A method according to claim 3 in which the circuit pattern has lines whose widths are 3 mils or less to provides the openings and the conductive material thereon with similar widths. O 88/05
11. A method according to claim 10 in which said resist depositing step comprises the step of forming the resist with a thickness of at least 1 mil to provide the conductive material with a similar height.
12. A method according to claim 3 in which the metallization layer and the conductive material comprise different metals, and in which said metallization layer removing step comprises the step of using the conductive material as a resist.
PCT/US1988/000116 1987-02-05 1988-01-19 Cladding of substrates with thick metal circuit patterns Ceased WO1988005990A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DK545588A DK545588A (en) 1987-02-05 1988-09-30 PROCEDURE FOR CREATING A CIRCUIT ON AN INSULATIVE SURFACE SURFACE

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US1094587A 1987-02-05 1987-02-05
US010,945 1987-02-05

Publications (1)

Publication Number Publication Date
WO1988005990A1 true WO1988005990A1 (en) 1988-08-11

Family

ID=21748157

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1988/000116 Ceased WO1988005990A1 (en) 1987-02-05 1988-01-19 Cladding of substrates with thick metal circuit patterns

Country Status (4)

Country Link
JP (1) JPH01502228A (en)
ES (1) ES2006071A6 (en)
IL (1) IL85197A0 (en)
WO (1) WO1988005990A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2228372A (en) * 1988-12-09 1990-08-22 Minnesota Mining & Mfg Making printed circuits
GR880100623A (en) * 1988-09-19 1990-10-31 Hughes Aircraft Co Cladding of substrates with thick metal circuit patterns

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2089863A5 (en) * 1970-04-21 1972-01-07 Rca Corp Chemical treatment of uncured adhesiveimproving bond
DE2655997A1 (en) * 1976-01-21 1977-07-28 Ibm Printed circuit prodn. system - uses thick conducting foil applied to substrate, covered with conductor network and overlaps etched away
FR2425790A1 (en) * 1978-05-08 1979-12-07 Limours Const Meca Elect El Printed circuit mfr. involving copper deposition - on electrically conducting support varnish only where necessary to form circuit
US4444848A (en) * 1982-01-04 1984-04-24 Western Electric Co., Inc. Adherent metal coatings on rubber-modified epoxy resin surfaces
EP0158536A2 (en) * 1984-04-12 1985-10-16 Peter Leslie Moran Methods of and apparatus for forming conductive patterns on a substrate
EP0194908A2 (en) * 1985-02-13 1986-09-17 Shin-Etsu Chemical Co., Ltd. A heat-resistant flexible laminate for substrate of printed circuit board and a method for the preparation thereof
US4622106A (en) * 1983-05-23 1986-11-11 Marui Industry Co., Ltd. Methods for producing printed circuits

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2089863A5 (en) * 1970-04-21 1972-01-07 Rca Corp Chemical treatment of uncured adhesiveimproving bond
DE2655997A1 (en) * 1976-01-21 1977-07-28 Ibm Printed circuit prodn. system - uses thick conducting foil applied to substrate, covered with conductor network and overlaps etched away
FR2425790A1 (en) * 1978-05-08 1979-12-07 Limours Const Meca Elect El Printed circuit mfr. involving copper deposition - on electrically conducting support varnish only where necessary to form circuit
US4444848A (en) * 1982-01-04 1984-04-24 Western Electric Co., Inc. Adherent metal coatings on rubber-modified epoxy resin surfaces
US4622106A (en) * 1983-05-23 1986-11-11 Marui Industry Co., Ltd. Methods for producing printed circuits
EP0158536A2 (en) * 1984-04-12 1985-10-16 Peter Leslie Moran Methods of and apparatus for forming conductive patterns on a substrate
EP0194908A2 (en) * 1985-02-13 1986-09-17 Shin-Etsu Chemical Co., Ltd. A heat-resistant flexible laminate for substrate of printed circuit board and a method for the preparation thereof

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GR880100623A (en) * 1988-09-19 1990-10-31 Hughes Aircraft Co Cladding of substrates with thick metal circuit patterns
GB2228372A (en) * 1988-12-09 1990-08-22 Minnesota Mining & Mfg Making printed circuits
GB2228372B (en) * 1988-12-09 1993-06-23 Minnesota Mining & Mfg Patterning process and product
US5294476A (en) * 1988-12-09 1994-03-15 Minnesota Mining And Manufacturing Company Patterning process and microparticles of substantially the same geometry and shape

Also Published As

Publication number Publication date
IL85197A0 (en) 1988-07-31
ES2006071A6 (en) 1989-04-01
JPH01502228A (en) 1989-08-03

Similar Documents

Publication Publication Date Title
JP3361556B2 (en) Method of forming circuit wiring pattern
US4629681A (en) Method of manufacturing multilayer circuit board
CA1284692C (en) Multilayer interconnection system for multichip high performance semiconductor packaging
US4312897A (en) Buried resist technique for the fabrication of printed wiring
GB2137421A (en) Printed circuits
JPH0213949B2 (en)
KR830008634A (en) Manufacturing method of thick film fine pattern conductor
US5414224A (en) Multilayer printed circuit board and method of manufacturing same
WO2003069636A1 (en) Etching solution for forming an embedded resistor
JPH04283992A (en) Manufacture of printed circuit board
US4622106A (en) Methods for producing printed circuits
WO1988005990A1 (en) Cladding of substrates with thick metal circuit patterns
JPS58207696A (en) Method of producing printed circuit board by plating pattern
US5773198A (en) Method of forming high resolution circuitry by depositing a polyvinyl alcohol layer beneath a photosensitive polymer layer
JPH08107263A (en) Manufacturing method of printed wiring board
US7100270B2 (en) Method of fabricating a thin film integrated circuit with thick film resistors
JPH05145230A (en) Method for forming wiring pattern on glass ceramic substrate
JP2536604B2 (en) Copper / organic insulation film wiring board manufacturing method
JPH1079561A (en) Wiring board and forming method thereof
JP2790884B2 (en) Method of forming conductor pattern
JPH02105597A (en) Printed wiring board and its manufacture
JP2681205B2 (en) Printed wiring board with membrane element
JPH0548246A (en) Manufacture of flexible printed circuit board
JPH03203393A (en) Manufacture of wiring board
JPH01217994A (en) Printed wiring board

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): DK JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LU NL SE