[go: up one dir, main page]

US9362277B2 - FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming - Google Patents

FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming Download PDF

Info

Publication number
US9362277B2
US9362277B2 US14/175,827 US201414175827A US9362277B2 US 9362277 B2 US9362277 B2 US 9362277B2 US 201414175827 A US201414175827 A US 201414175827A US 9362277 B2 US9362277 B2 US 9362277B2
Authority
US
United States
Prior art keywords
fins
forming
layers
fin
oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US14/175,827
Other versions
US20150228648A1 (en
Inventor
Min-Hwa Chi
Ajey Jacob
Abhijeet Paul
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries US Inc
Original Assignee
GlobalFoundries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US14/175,827 priority Critical patent/US9362277B2/en
Application filed by GlobalFoundries Inc filed Critical GlobalFoundries Inc
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PAUL, ABHIJEET, CHI, MIN-HWA, JACOB, AJEY
Priority to TW103136587A priority patent/TWI566397B/en
Priority to CN201510064958.1A priority patent/CN104835846B/en
Publication of US20150228648A1 publication Critical patent/US20150228648A1/en
Priority to US15/082,103 priority patent/US10388790B2/en
Publication of US9362277B2 publication Critical patent/US9362277B2/en
Application granted granted Critical
Assigned to WILMINGTON TRUST, NATIONAL ASSOCIATION reassignment WILMINGTON TRUST, NATIONAL ASSOCIATION SECURITY AGREEMENT Assignors: GLOBALFOUNDRIES INC.
Priority to US16/433,626 priority patent/US10756213B2/en
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/791—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions
    • H10D30/797—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions being in source or drain regions, e.g. SiGe source or drain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H01L27/0886—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639—Preparation of substrate for selective deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/823431—
    • H01L21/823481—
    • H01L29/161—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/62—Fin field-effect transistors [FinFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/751—Insulated-gate field-effect transistors [IGFET] having composition variations in the channel regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H10D62/822—Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H10D62/8325—Silicon carbide
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0151—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0158—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including FinFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/834—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] comprising FinFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/853—Complementary IGFETs, e.g. CMOS comprising FinFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02529—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02576—N-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02579—P-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment

Definitions

  • the present disclosure relates to multi-valued logic (MVL) transistors.
  • the present disclosure is particularly applicable to 14 nanometer (nm)—extreme mobility (14XM) and 10 nm FinFET technology nodes and beyond.
  • FIGS. 1A and 1B Conventional structures of transistors which can process multiple logic states are typically formed, as illustrated in FIGS. 1A and 1B , by transistors with multiple threshold voltages (e.g., V t0 , V t1 , and V t2 ) and a shared common gate electrode 101 . Therefore, an N-state transistor is practically composed of N transistors sharing a common gate (i.e., having a footprint of N transistors).
  • FIG. 1C the structure of FIGS. 1A and 1B processes four levels of logic signal (or 2 bits), 00 , 01 , 10 , and 11 , with the 2-bits of information at input V g represented by the 2-bits information in the output current (I d ).
  • the footprint of each 2 bit logic transistor is actually three times that of a single binary logic transistor, though multi-value logic is much more efficient and faster than current binary logic. Furthermore, the fabrication method to form multi-V t for each transistor is complicated and costly.
  • An aspect of the present disclosure is a multi-valued logic transistor with a footprint of a single fin.
  • Another aspect of the present disclosure is a method of forming a multi-valued logic transistor with a footprint of a single fin.
  • some technical effects may be achieved in part by a method including: forming plural fins on a silicon substrate, each fin covered with a hardmask; filling spaces between the fins and hardmasks with an oxide; removing the hardmasks and recessing each fin, forming a cavity in the oxide over each fin; forming plural silicon-based (Si-based) layers in each cavity with an increasing percentage of germanium (Ge) or carbon (C) content or with an increasing concentration of dopant from a bottom layer to a top layer; recessing the oxide to a depth slightly (about 5 nm) below a top portion of the fin having a thickness equal to a thickness of each Si-based layer; and forming a high-k gate dielectric and metal gate electrode over the plural Si-based layers.
  • a method including: forming plural fins on a silicon substrate, each fin covered with a hardmask; filling spaces between the fins and hardmasks with an oxide; removing the hardmasks and recessing each fin
  • aspects of the present disclosure include recessing the fins removing the hardmask from the fins with hot phosphorus and recessing the fins by plasma Si etching.
  • a further aspect includes forming each cavity to a depth of 40 nanometers (nm), wherein each cavity has an aspect ratio of 5:1 or less.
  • An additional aspect includes forming each Si-based layer to a thickness of 10 to 15 nm.
  • Another aspect includes forming the Si-based layers sequentially by epitaxial growth.
  • Other aspects include forming the layers by selective epi growth (SEG) of silicon germanium (SiGe) with an increasing percentage of Ge. Further aspects include the percentage of Ge ranging from 0 to 50%.
  • Another aspect includes forming the Si-based layers by SEG of carbon-doped silicon (Si:C) with an increasing percentage of C. Other aspects include the percentage of C ranging from 0 to 2%.
  • An additional aspect includes forming the Si-based layers by SEG with in situ doping an increasing concentration of dopant (e.g., boron (B) for p-type and phosphorus (P) or arsenic (As) for n-type dopants).
  • a further aspect includes the concentration of dopant ranging from 1E18 to 1E20.
  • Another aspect of the present disclosure is a device including: plural fins on a silicon substrate; an oxide filling spaces between the fins; each fin having plural Si-based layers stacked up with an increasing percentage of Ge or C and/or with an decreasing concentration of dopant from a bottom layer to a top layer; and a high-k dielectric and metal gate electrode over the plural Si-based layers, with a Vt of each layer progressively decreasing from the bottom layer.
  • a device including: plural fins on a silicon substrate; an oxide filling spaces between the fins; each fin having plural Si-based layers stacked up with an increasing percentage of Ge or C and/or with an decreasing concentration of dopant from a bottom layer to a top layer; and a high-k dielectric and metal gate electrode over the plural Si-based layers, with a Vt of each layer progressively decreasing from the bottom layer.
  • aspects of the present disclosure include each Si-based layer having a thickness of 10 to 15 nm. Further aspects include the layers including selective epi growth (SEG) SiGe with an increasing percentage of Ge. Other aspects include the percentage of Ge ranging from 0 to 50%. Another aspect includes the layers including SEG Si:C with an increasing percentage of C. An additional aspect includes the percentage of C ranging from 0 to 2%. A further aspect includes the layers including SEG in situ doped Si with a decreasing concentration of dopant. Other aspects include the concentration of dopant ranging from 1E18 to 1E20.
  • SEG selective epi growth
  • Another aspect of the present disclosure is a method including: forming plural fins on a silicon substrate, each fin covered with a hardmask; filling spaces between the fins and hardmasks with an oxide; planarizing the oxide; removing the hardmasks and recessing each fin with hot phosphorus, forming a cavity to a depth of 40 nm in the oxide over each fin; masking cavities over fins for p-FinFETs, exposing fins for n-FinFETS; epitaxially growing plural Si-based layers in each cavity with a percentage of C increasing between 0 and 2% or with a concentration of p-type dopant decreasing between 1E18 and 1E20 from a bottom layer to a top layer; masking cavities over fins for n-FinFETs, exposing fins for p-FinFETS; epitaxially growing plural Si-based layers in each cavity with a percentage of Ge increasing between 0 and 50% or with a concentration of n-type dopant decreasing between 1
  • FIGS. 1A and 1B schematically illustrate a conventional multi-value logic transistor structure, and FIG. 1C shows the output current for each V t value;
  • FIGS. 2A and 2B schematically illustrate cross-sectional and 3-dimensional views, respectively, of a multi-valued logic transistor, in accordance with an exemplary embodiment
  • FIG. 3A schematically illustrates energy-band levels in Si, SiGe, and Ge and FIG. 3B schematically illustrates energy-band levels in Si, Si—Ge—C, and Si:C;
  • FIGS. 4A through 4F schematically illustrate a process flow for forming a multi-valued logic transistor, in accordance with an exemplary embodiment.
  • Vt threshold voltages
  • Methodology in accordance with embodiments of the present disclosure includes forming plural fins on a silicon substrate, each fin covered with a hardmask, and filling the spaces between the fins and hard masks with an oxide.
  • the hardmasks typically nitride
  • the fins are recessed, forming a cavity in the oxide over each fin.
  • Plural Si-based layers are then formed in each cavity with an increasing percentage of Ge or C or with an decreasing concentration of dopant from a bottom layer to a top layer, so that the Vt of each layer decrease progressively from bottom layer.
  • the oxide is next recessed to a depth slightly lower than a top portion of the fin having a thickness equal to a thickness of each Si-based layer, and a high-k dielectric and metal gate electrode is formed over the plural Si-based layers.
  • FIGS. 2A and 2B cross-sectional and 3D views, respectively, of a FinFET with a multi-layer fin are illustrated, in accordance with an exemplary embodiment.
  • a silicon fin, with bottom portion 201 extends vertically from a silicon substrate 203 .
  • An oxide layer 205 is formed adjacent to and coplanar with fin bottom portion 201 .
  • Multiple fin layers 207 , 209 , and 211 of silicon with increasing percentages of Ge or C, and/or decreasing concentrations of a dopant for the purpose of adjusting the threshold voltage (Vt) of each layer, from the bottom layer to the top layer, are formed on fin bottom portion 201 .
  • a metal gate electrode 213 is formed over the silicon fin (wrapping-around the fin and extending to a depth slightly (i.e. about 5 nm) below a top portion of the fin having a thickness equal to a thickness of each Si-based layer), with an intervening high-k gate dielectric layer (not shown for illustrative convenience). Although four fin layers (including bottom layer 201 ) are shown in FIGS. 2A and 2B , for two bits, more layers may be formed for more additional bits. In addition, the percentage of Ge or C may vary continuously for analog signals.
  • layers 207 through 211 may be formed of SiGe.
  • the SiGe may be SiGe 0.15 , SiGe 0.30 , and SiGe 0.45 , respectively, for layers 207 , 209 , and 211 , for three threshold voltages, V t0 , V t1 , and V t2 .
  • the progressively higher Ge percentage in the SiGe channels toward the top results in a valence band edge being progressively shifted (toward mid-gap); as a result, the Vt of the p-FinFET decreases the amount of band-gap edge shifted, respectively, and Vt is shifted toward a lower magnitude (i.e.
  • the Ge containing Si layer (or SiGe) is preferred for p-FinFET due to its compressive stress in a SiGe film, resulting in higher hole mobility (than pure Si layer).
  • the band-gap of SiGe is smaller than Si mainly due to the valence band edge shift (about 10 millivolt (mV) per atomic (at.) percent of Ge) toward the mid-band (but negligible conduction band shift).
  • the multi-layers of SiGe in the fin can maintain non-doping with progressively higher percentages of Ge toward the top, so that the valence band edge is progressively shifted (toward mid-gap) and the p-Vt is shifted toward lower magnitudes.
  • the p-FinFET has a fully depleted channel (during operations) as well as a compressively strained channel with enhanced hole mobility.
  • layers 207 through 211 may be formed of Si:C.
  • the Si:C may be Si, Si:C 1% , and Si:C 2% , respectively, for layers 207 , 209 , and 211 , for three threshold voltages, V t0 , V t1 , and V t2 .
  • the progressively higher C percentage in the Si channels toward the top results in a conduction band edge being progressively shifted (toward mid-gap); as a result, the Vt of the p-FinFET (or n-FinFET) decreases the amount of band-gap edge shifted, respectively, and Vt is shifted toward a lower magnitude (i.e. V to >V ti >V t2 in magnitudes).
  • the C containing layer is preferred for n-FinFET due to its tensile stress in film and resulting in higher electron mobility (than pure Si layer).
  • Energy-band levels in Si, Si—Ge—C, and Si:C are shown at 307 , 309 , and 311 , respectively, in FIG. 3B .
  • the C doping in Si mainly results in a conduction band edge shift (about 30 mV per at. percent of C) toward the mid-band.
  • the multi-layers of Si:C in the fin can maintain non-doping with progressively higher percentages of C toward the top, so that the conduction band edge is progressively shifted (toward mid-gap) and the n-Vt is shifted toward lower magnitudes.
  • the n-FinFET has a fully depleted channel (during operations) as well as a tensile strained channel with enhanced electron mobility.
  • Layers 207 through 211 in FIGS. 2A and 2B may alternatively be doped Si, with progressively lower doping concentrations from layer 207 to layer 211 for three threshold voltages, V t0 , V t1 , and V t2 , respectively.
  • the layers For an n-FinFET, the layers have a p-type dopant (e.g., boron (B)), and for a p-FinFET, the layers have an n-type dopant (e.g., phosphorus (P), arsenic (As), or antimony (Sb)).
  • the lower doping concentrations may be in the range of 1E18 to 1E20 to tune the Vt smaller in magnitude in a useful range of 0.1 to 0.5 volts (V).
  • strain engineering can be provided during a later step of the FinFET fabrication in which an epi-stressor is grown at the source/drain regions.
  • the higher doping at the bottom layer has the advantages of serving as “punch-through” isolation to suppress the punch-through leakage between the drain and source at minimum gate length.
  • the ability of Vt adjustment is achieved by either or both of the effects of Ge or C content and dopant concentration.
  • the doping may increase from the bottom layer towards the top layer, or a pattern of Ge or C content or of doping concentration may be created and/or repeated for specific purposes, for example for an analog gate bias or if a non-linear output (drain current) is desired.
  • FIGS. 4A through 4F process steps for forming the FinFET of FIGS. 2A and 2B with a multi-layer fin are illustrated.
  • a silicon substrate 401 is etched to form fins 403 .
  • the substrate may be silicon-on-insulator (SOI) or bulk (100) silicon with ⁇ 110> or ⁇ 100> direction (a 45° rotation from ⁇ 110>).
  • SOI silicon-on-insulator
  • the substrate is etched by conventional mandrel and spacer pitch doubling methods.
  • a hardmask (not shown for illustrative convenience) may be deposited on the substrate and patterned to form mandrels.
  • spacers may be formed on the sides of the mandrels, and the mandrels may be removed.
  • the spacers which may be formed of silicon nitride (Si 3 N 4 ), may then be used as a hardmask 405 for etching the silicon substrate to form the fins.
  • the fins may be formed to a height 407 of less than 40 nm, and the spacers forming mask 405 may have a height 409 of about 30 nm.
  • the width 411 of the fins may be about 7 nm, and the pitch 413 of the fins may be 28 to 40 nm.
  • the trenches formed between fins 403 and hardmask 405 are filled with an oxide 415 .
  • the oxide may be, for example, silicon oxide (SiO 2 ).
  • Oxide 515 is then planarized, for example by chemical mechanical polishing (CMP), stopping on the hardmask 405 .
  • hardmask 405 is removed by hot phosphorus, and the fins are recessed, forming cavities 417 , as illustrated in FIG. 4C .
  • the cavities are recessed to a depth of about 40 nm and have a width of 7 nm. In other words, the cavities are formed to have an aspect ratio of about 5:1 for manufacturability.
  • each layer may be formed to a thickness of 10 to 15 nm and a width of 7 nm. Although three layers are shown (for a 2 bit device), more layers may be included for more bits, for which the layers may then be formed to a thickness of 5 to 10 nm. Process parameters during the epitaxial growth of gas flow, pressure, temperature, can be tuned for high quality Si-based film formation with minimum defects.
  • the gas flow may include silane (SiH 4 ), dichlorosilane (Si 2 Cl 2 ), or hydrogen (H 2 ), pressure may range from 1 to 200 Torr, and the temperature may range from 300° to 1000° C. Fins for n-type and p-type FinFETs may be separately optimized by adding extra masking steps (not shown for illustrative convenience) for epitaxial growth only on exposed areas of Si.
  • layers 419 , 421 , and 423 may be formed of epitaxially grown SiGe.
  • the SiGe may be SiGe 0.15 , SiGe 0.30 , and SiGe 0.45 , respectively, for layers 419 , 421 , and 423 , for three threshold voltages, V t0 , V t1 , and V t2 .
  • layers 419 , 421 , and 423 may be formed of epitaxially grown Si:C.
  • the Si:C may be Si, Si:C 1% , and Si:C 2% , respectively, for layers 419 , 421 , and 423 , for three threshold voltages, V t0 , V t1 , and V t2 .
  • the percentages of Ge or C may alternatively vary continuously from the bottom layer to the top layer to handle analog signals.
  • Layers 419 , 421 , and 423 may alternatively be doped Si, with progressively lower doping concentrations from layer 419 , 421 , and 423 for three threshold voltages, V t0 , V t1 , and V t2 , respectively.
  • the layers For an n-FinFET, the layers have a p-type dopant (e.g., B), and for a p-FinFET, the layers have an n-type dopant (e.g., P, As, or Sb).
  • the doping concentrations are in the range of 1E18 to 1E20, so that Vt is tuned in a useful range of 0.1 to 0.5 V.
  • the epitaxial growth for Si, SiGe, Si:C, and in situ doping can all be performed in one chamber.
  • the Vt adjustment can be achieved by either or both adjustment of Ge or C content as well as the dopant concentration.
  • a Vt adjustment may be achieved by progressively increasing the dopant concentration from the bottom layer to the top layer, or a pattern of Ge or C content or of doping concentration may be created and/or repeated for specific purposes, for example for an analog gate bias or if a non-linear output (drain current) is desired.
  • the layers 419 , 421 , and 423 are planarized by CMP, and oxide 415 is recessed down to a depth slightly below (i.e. 5 nm below) the bottom of portion 403 a of fin 403 (portion 403 a having the same thickness as each of layers 419 , 421 , and 423 ), as illustrated in FIG. 4E .
  • a conventional plasma dry etch may be employed to recess the oxide, with the depth controlled by a timed etch.
  • a high-k dielectric (not shown for illustrative convenience) and gate electrode may then be formed over and wrapped-around the layers 419 , 421 , 423 , and 403 for each fin.
  • the embodiments of the present disclosure can achieve several technical effects, such as multi-valued logic transistors with a small footprint of a single fin, the thickness and percentage of Ge or C and/or the concentration of dopant can be progressively varied to set the multiple layers, n-type and p-type fins can be separately optimized by epitaxial growth of different materials and stress levels for high performance and low leakage, and FinFETs for multi-valued logic and binary logic can be formed together on the same chip.
  • the present disclosure enjoys industrial applicability in any of highly integrated MVL semiconductor devices, including an analog device, a decoder of analog signals, or a sensor of analog non-volatile memory.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A method of forming a multi-valued logic transistor with a small footprint and the resulting device are disclosed. Embodiments include forming plural fins on a silicon substrate, each fin covered with a hardmask; filling spaces between the fins and hard masks with an oxide; removing the hardmasks and recessing each fin, forming a cavity in the oxide over each fin; forming plural Si-based layers in each cavity with an increasing percentage of Ge or C or with an decreasing concentration of dopant from a bottom layer to a top layer; performing CMP for planarization to a top of the fins; recessing the oxide to a depth slightly below a top portion of the fin having a thickness equal to a thickness of each Si-based layer; and forming a high-k gate dielectric and a metal gate electrode over the plural Si-based layers.

Description

TECHNICAL FIELD
The present disclosure relates to multi-valued logic (MVL) transistors. The present disclosure is particularly applicable to 14 nanometer (nm)—extreme mobility (14XM) and 10 nm FinFET technology nodes and beyond.
BACKGROUND
Conventional structures of transistors which can process multiple logic states are typically formed, as illustrated in FIGS. 1A and 1B, by transistors with multiple threshold voltages (e.g., Vt0, Vt1, and Vt2) and a shared common gate electrode 101. Therefore, an N-state transistor is practically composed of N transistors sharing a common gate (i.e., having a footprint of N transistors). As illustrated in FIG. 1C, the structure of FIGS. 1A and 1B processes four levels of logic signal (or 2 bits), 00, 01, 10, and 11, with the 2-bits of information at input Vg represented by the 2-bits information in the output current (Id). The footprint of each 2 bit logic transistor is actually three times that of a single binary logic transistor, though multi-value logic is much more efficient and faster than current binary logic. Furthermore, the fabrication method to form multi-Vt for each transistor is complicated and costly.
A need therefore exists for methodology enabling formation of multi-value logic transistor structures with a small footprint and the resulting device.
SUMMARY
An aspect of the present disclosure is a multi-valued logic transistor with a footprint of a single fin.
Another aspect of the present disclosure is a method of forming a multi-valued logic transistor with a footprint of a single fin.
Additional aspects and other features of the present disclosure will be set forth in the description which follows and in part will be apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present disclosure. The advantages of the present disclosure may be realized and obtained as particularly pointed out in the appended claims.
According to the present disclosure, some technical effects may be achieved in part by a method including: forming plural fins on a silicon substrate, each fin covered with a hardmask; filling spaces between the fins and hardmasks with an oxide; removing the hardmasks and recessing each fin, forming a cavity in the oxide over each fin; forming plural silicon-based (Si-based) layers in each cavity with an increasing percentage of germanium (Ge) or carbon (C) content or with an increasing concentration of dopant from a bottom layer to a top layer; recessing the oxide to a depth slightly (about 5 nm) below a top portion of the fin having a thickness equal to a thickness of each Si-based layer; and forming a high-k gate dielectric and metal gate electrode over the plural Si-based layers.
Aspects of the present disclosure include recessing the fins removing the hardmask from the fins with hot phosphorus and recessing the fins by plasma Si etching. A further aspect includes forming each cavity to a depth of 40 nanometers (nm), wherein each cavity has an aspect ratio of 5:1 or less. An additional aspect includes forming each Si-based layer to a thickness of 10 to 15 nm. Another aspect includes forming the Si-based layers sequentially by epitaxial growth. Other aspects include forming the layers by selective epi growth (SEG) of silicon germanium (SiGe) with an increasing percentage of Ge. Further aspects include the percentage of Ge ranging from 0 to 50%. Another aspect includes forming the Si-based layers by SEG of carbon-doped silicon (Si:C) with an increasing percentage of C. Other aspects include the percentage of C ranging from 0 to 2%. An additional aspect includes forming the Si-based layers by SEG with in situ doping an increasing concentration of dopant (e.g., boron (B) for p-type and phosphorus (P) or arsenic (As) for n-type dopants). A further aspect includes the concentration of dopant ranging from 1E18 to 1E20.
Another aspect of the present disclosure is a device including: plural fins on a silicon substrate; an oxide filling spaces between the fins; each fin having plural Si-based layers stacked up with an increasing percentage of Ge or C and/or with an decreasing concentration of dopant from a bottom layer to a top layer; and a high-k dielectric and metal gate electrode over the plural Si-based layers, with a Vt of each layer progressively decreasing from the bottom layer. Thus, there are multiple Vt's built in each FinFET.
Aspects of the present disclosure include each Si-based layer having a thickness of 10 to 15 nm. Further aspects include the layers including selective epi growth (SEG) SiGe with an increasing percentage of Ge. Other aspects include the percentage of Ge ranging from 0 to 50%. Another aspect includes the layers including SEG Si:C with an increasing percentage of C. An additional aspect includes the percentage of C ranging from 0 to 2%. A further aspect includes the layers including SEG in situ doped Si with a decreasing concentration of dopant. Other aspects include the concentration of dopant ranging from 1E18 to 1E20.
Another aspect of the present disclosure is a method including: forming plural fins on a silicon substrate, each fin covered with a hardmask; filling spaces between the fins and hardmasks with an oxide; planarizing the oxide; removing the hardmasks and recessing each fin with hot phosphorus, forming a cavity to a depth of 40 nm in the oxide over each fin; masking cavities over fins for p-FinFETs, exposing fins for n-FinFETS; epitaxially growing plural Si-based layers in each cavity with a percentage of C increasing between 0 and 2% or with a concentration of p-type dopant decreasing between 1E18 and 1E20 from a bottom layer to a top layer; masking cavities over fins for n-FinFETs, exposing fins for p-FinFETS; epitaxially growing plural Si-based layers in each cavity with a percentage of Ge increasing between 0 and 50% or with a concentration of n-type dopant decreasing between 1E18 and 1E20 from a bottom layer to a top layer; performing CMP for planarization to a top of the fins; recessing the oxide to a depth slightly (about 5 nm) below a top portion of the fins having a thickness equal to a thickness of each Si-based layer, and forming a high-k dielectric and metal gate electrode over the plural Si-based layers and wrapped around the fins.
Additional aspects and technical effects of the present disclosure will become readily apparent to those skilled in the art from the following detailed description wherein embodiments of the present disclosure are described simply by way of illustration of the best mode contemplated to carry out the present disclosure. As will be realized, the present disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
BRIEF DESCRIPTION OF THE DRAWINGS
The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawing and in which like reference numerals refer to similar elements and in which:
FIGS. 1A and 1B schematically illustrate a conventional multi-value logic transistor structure, and FIG. 1C shows the output current for each Vt value;
FIGS. 2A and 2B schematically illustrate cross-sectional and 3-dimensional views, respectively, of a multi-valued logic transistor, in accordance with an exemplary embodiment;
FIG. 3A schematically illustrates energy-band levels in Si, SiGe, and Ge and FIG. 3B schematically illustrates energy-band levels in Si, Si—Ge—C, and Si:C;
FIGS. 4A through 4F schematically illustrate a process flow for forming a multi-valued logic transistor, in accordance with an exemplary embodiment.
 DETAILED DESCRIPTION
In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about.”
The present disclosure addresses and solves the current problem of a large footprint attendant upon forming a multi-valued logic transistor. In accordance with embodiments of the present disclosure, multiple threshold voltages (Vt) are obtained by forming multi-layered fins with an increasing percentage of Ge or C and/or an decreasing concentration of dopant from a bottom layer to a top layer, so that the Vt of each fin layer decreases progressively from the bottom layer to the top layer and a multi-valued Vt is therefore built-in for a FinFET even with one single fin.
Methodology in accordance with embodiments of the present disclosure includes forming plural fins on a silicon substrate, each fin covered with a hardmask, and filling the spaces between the fins and hard masks with an oxide. Next, the hardmasks (typically nitride) are removed (e.g., by hot phosphorous acid), and the fins are recessed, forming a cavity in the oxide over each fin. Plural Si-based layers are then formed in each cavity with an increasing percentage of Ge or C or with an decreasing concentration of dopant from a bottom layer to a top layer, so that the Vt of each layer decrease progressively from bottom layer. After CMP for planarization, the oxide is next recessed to a depth slightly lower than a top portion of the fin having a thickness equal to a thickness of each Si-based layer, and a high-k dielectric and metal gate electrode is formed over the plural Si-based layers.
Still other aspects, features, and technical effects will be readily apparent to those skilled in this art from the following detailed description, wherein preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated. The disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
Adverting to FIGS. 2A and 2B, cross-sectional and 3D views, respectively, of a FinFET with a multi-layer fin are illustrated, in accordance with an exemplary embodiment. As shown, a silicon fin, with bottom portion 201, extends vertically from a silicon substrate 203. An oxide layer 205 is formed adjacent to and coplanar with fin bottom portion 201. Multiple fin layers 207, 209, and 211 of silicon with increasing percentages of Ge or C, and/or decreasing concentrations of a dopant for the purpose of adjusting the threshold voltage (Vt) of each layer, from the bottom layer to the top layer, are formed on fin bottom portion 201. The relationship between the Ge or C percentages, with the values being at evenly spaced intervals, minimizes the strain in each layer from the substrate 203. Similarly, the dopant concentrations can also be substantially uniform at evenly spaced intervals. If necessary, the percentage of Ge or C may be reduced again in upper layers. A metal gate electrode 213 is formed over the silicon fin (wrapping-around the fin and extending to a depth slightly (i.e. about 5 nm) below a top portion of the fin having a thickness equal to a thickness of each Si-based layer), with an intervening high-k gate dielectric layer (not shown for illustrative convenience). Although four fin layers (including bottom layer 201) are shown in FIGS. 2A and 2B, for two bits, more layers may be formed for more additional bits. In addition, the percentage of Ge or C may vary continuously for analog signals.
In FIGS. 2A and 2B, for a P-FinFET, layers 207 through 211 may be formed of SiGe. The SiGe may be SiGe0.15, SiGe0.30, and SiGe0.45, respectively, for layers 207, 209, and 211, for three threshold voltages, Vt0, Vt1, and Vt2. The progressively higher Ge percentage in the SiGe channels toward the top results in a valence band edge being progressively shifted (toward mid-gap); as a result, the Vt of the p-FinFET decreases the amount of band-gap edge shifted, respectively, and Vt is shifted toward a lower magnitude (i.e. Vto>Vt1>Vt2 in magnitudes). The Ge containing Si layer (or SiGe) is preferred for p-FinFET due to its compressive stress in a SiGe film, resulting in higher hole mobility (than pure Si layer).
Energy-band levels in Si, SiGe, and Ge are shown at 301, 303, and 305, respectively, in FIG. 3A. The band-gap of SiGe is smaller than Si mainly due to the valence band edge shift (about 10 millivolt (mV) per atomic (at.) percent of Ge) toward the mid-band (but negligible conduction band shift). Thus, for a p-FinFET design, the multi-layers of SiGe in the fin can maintain non-doping with progressively higher percentages of Ge toward the top, so that the valence band edge is progressively shifted (toward mid-gap) and the p-Vt is shifted toward lower magnitudes. As an added advantage, the p-FinFET has a fully depleted channel (during operations) as well as a compressively strained channel with enhanced hole mobility.
In FIGS. 2A and 2B, for an n-FinFET, layers 207 through 211 may be formed of Si:C. The Si:C may be Si, Si:C1%, and Si:C2%, respectively, for layers 207, 209, and 211, for three threshold voltages, Vt0, Vt1, and Vt2. The progressively higher C percentage in the Si channels toward the top results in a conduction band edge being progressively shifted (toward mid-gap); as a result, the Vt of the p-FinFET (or n-FinFET) decreases the amount of band-gap edge shifted, respectively, and Vt is shifted toward a lower magnitude (i.e. Vto>Vti>Vt2 in magnitudes). The C containing layer is preferred for n-FinFET due to its tensile stress in film and resulting in higher electron mobility (than pure Si layer).
Energy-band levels in Si, Si—Ge—C, and Si:C are shown at 307, 309, and 311, respectively, in FIG. 3B. The C doping in Si mainly results in a conduction band edge shift (about 30 mV per at. percent of C) toward the mid-band. Thus, for an n-FinFET design, the multi-layers of Si:C in the fin can maintain non-doping with progressively higher percentages of C toward the top, so that the conduction band edge is progressively shifted (toward mid-gap) and the n-Vt is shifted toward lower magnitudes. As an added advantage, the n-FinFET has a fully depleted channel (during operations) as well as a tensile strained channel with enhanced electron mobility.
Layers 207 through 211 in FIGS. 2A and 2B may alternatively be doped Si, with progressively lower doping concentrations from layer 207 to layer 211 for three threshold voltages, Vt0, Vt1, and Vt2, respectively. For an n-FinFET, the layers have a p-type dopant (e.g., boron (B)), and for a p-FinFET, the layers have an n-type dopant (e.g., phosphorus (P), arsenic (As), or antimony (Sb)). The lower doping concentrations may be in the range of 1E18 to 1E20 to tune the Vt smaller in magnitude in a useful range of 0.1 to 0.5 volts (V). When the layers are doped, strain engineering can be provided during a later step of the FinFET fabrication in which an epi-stressor is grown at the source/drain regions. The higher doping at the bottom layer has the advantages of serving as “punch-through” isolation to suppress the punch-through leakage between the drain and source at minimum gate length. In this disclosure, the ability of Vt adjustment is achieved by either or both of the effects of Ge or C content and dopant concentration. Further, the doping may increase from the bottom layer towards the top layer, or a pattern of Ge or C content or of doping concentration may be created and/or repeated for specific purposes, for example for an analog gate bias or if a non-linear output (drain current) is desired.
Adverting to FIGS. 4A through 4F, process steps for forming the FinFET of FIGS. 2A and 2B with a multi-layer fin are illustrated. As shown in FIG. 4A, a silicon substrate 401 is etched to form fins 403. The substrate may be silicon-on-insulator (SOI) or bulk (100) silicon with <110> or <100> direction (a 45° rotation from <110>). The substrate is etched by conventional mandrel and spacer pitch doubling methods. For example, a hardmask (not shown for illustrative convenience) may be deposited on the substrate and patterned to form mandrels. Next, spacers may be formed on the sides of the mandrels, and the mandrels may be removed. The spacers, which may be formed of silicon nitride (Si3N4), may then be used as a hardmask 405 for etching the silicon substrate to form the fins. The fins may be formed to a height 407 of less than 40 nm, and the spacers forming mask 405 may have a height 409 of about 30 nm. The width 411 of the fins may be about 7 nm, and the pitch 413 of the fins may be 28 to 40 nm.
As illustrated in FIG. 4B, the trenches formed between fins 403 and hardmask 405 are filled with an oxide 415. The oxide may be, for example, silicon oxide (SiO2). Oxide 515 is then planarized, for example by chemical mechanical polishing (CMP), stopping on the hardmask 405.
Next, hardmask 405 is removed by hot phosphorus, and the fins are recessed, forming cavities 417, as illustrated in FIG. 4C. The cavities are recessed to a depth of about 40 nm and have a width of 7 nm. In other words, the cavities are formed to have an aspect ratio of about 5:1 for manufacturability.
Adverting to FIG. 4D, multiple layers 419, 421, and 423 are selectively epitaxially grown in cavities 417. Each layer may be formed to a thickness of 10 to 15 nm and a width of 7 nm. Although three layers are shown (for a 2 bit device), more layers may be included for more bits, for which the layers may then be formed to a thickness of 5 to 10 nm. Process parameters during the epitaxial growth of gas flow, pressure, temperature, can be tuned for high quality Si-based film formation with minimum defects. For example, the gas flow may include silane (SiH4), dichlorosilane (Si2Cl2), or hydrogen (H2), pressure may range from 1 to 200 Torr, and the temperature may range from 300° to 1000° C. Fins for n-type and p-type FinFETs may be separately optimized by adding extra masking steps (not shown for illustrative convenience) for epitaxial growth only on exposed areas of Si.
For a p-FinFET, layers 419, 421, and 423 may be formed of epitaxially grown SiGe. The SiGe may be SiGe0.15, SiGe0.30, and SiGe0.45, respectively, for layers 419, 421, and 423, for three threshold voltages, Vt0, Vt1, and Vt2. For an n-FinFET, layers 419, 421, and 423 may be formed of epitaxially grown Si:C. The Si:C may be Si, Si:C1%, and Si:C2%, respectively, for layers 419, 421, and 423, for three threshold voltages, Vt0, Vt1, and Vt2. The percentages of Ge or C may alternatively vary continuously from the bottom layer to the top layer to handle analog signals.
Layers 419, 421, and 423 may alternatively be doped Si, with progressively lower doping concentrations from layer 419, 421, and 423 for three threshold voltages, Vt0, Vt1, and Vt2, respectively. For an n-FinFET, the layers have a p-type dopant (e.g., B), and for a p-FinFET, the layers have an n-type dopant (e.g., P, As, or Sb). The doping concentrations are in the range of 1E18 to 1E20, so that Vt is tuned in a useful range of 0.1 to 0.5 V. Further, the epitaxial growth for Si, SiGe, Si:C, and in situ doping can all be performed in one chamber. Note the Vt adjustment can be achieved by either or both adjustment of Ge or C content as well as the dopant concentration. Also, a Vt adjustment may be achieved by progressively increasing the dopant concentration from the bottom layer to the top layer, or a pattern of Ge or C content or of doping concentration may be created and/or repeated for specific purposes, for example for an analog gate bias or if a non-linear output (drain current) is desired.
After the layers 419, 421, and 423 are formed, they are planarized by CMP, and oxide 415 is recessed down to a depth slightly below (i.e. 5 nm below) the bottom of portion 403 a of fin 403 (portion 403 a having the same thickness as each of layers 419, 421, and 423), as illustrated in FIG. 4E. A conventional plasma dry etch may be employed to recess the oxide, with the depth controlled by a timed etch. Adverting to FIG. 4F, a high-k dielectric (not shown for illustrative convenience) and gate electrode may then be formed over and wrapped-around the layers 419, 421, 423, and 403 for each fin.
The embodiments of the present disclosure can achieve several technical effects, such as multi-valued logic transistors with a small footprint of a single fin, the thickness and percentage of Ge or C and/or the concentration of dopant can be progressively varied to set the multiple layers, n-type and p-type fins can be separately optimized by epitaxial growth of different materials and stress levels for high performance and low leakage, and FinFETs for multi-valued logic and binary logic can be formed together on the same chip. The present disclosure enjoys industrial applicability in any of highly integrated MVL semiconductor devices, including an analog device, a decoder of analog signals, or a sensor of analog non-volatile memory.
In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.

Claims (12)

What is claimed is:
1. A method comprising:
forming plural fins on a silicon substrate, each fin covered with a hardmask;
filling spaces between the fins and hard masks with an oxide;
removing the hardmasks and recessing each fin, forming a cavity in the oxide over each fin;
forming plural silicon-based (Si-based) layers in each cavity with an increasing percentage of germanium (Ge) or carbon (C) content or with an increasing concentration of dopant from a bottom layer to a top layer;
performing CMP for planarization to a top of the fins;
recessing the oxide to a depth slightly below a top portion of the fins having a thickness equal to a thickness of each Si-based layer; and
forming a high-k gate dielectric and metal gate electrode over the plural Si-based layers.
2. The method according to claim 1, comprising removing the hardmask from the fins with hot phosphorus and recessing the fins by plasma Si etching.
3. The method according to claim 2, comprising forming each cavity to a depth of 40 nanometers (nm), wherein each cavity has an aspect ratio of 5:1 or less.
4. The method according to claim 1, comprising forming each layer to a thickness of 10 to 15 nm.
5. The method according to claim 1, comprising forming the layers sequentially by epitaxial growth.
6. The method according to claim 5, comprising forming the layers by selective epi growth (SEG) of silicon germanium (SiGe) with an increasing percentage of Ge.
7. The method according to claim 6, wherein the percentage of Ge ranges from 0 to 50%.
8. The method according to claim 5, forming the layers by SEG of carbon-doping silicon (Si:C) with an increasing percentage of C.
9. The method according to claim 8, wherein the percentage of C ranges from 0 to 2%.
10. The method according to claim 5, comprising forming the layers by SEG with in situ doped silicon (Si) with a decreasing concentration of dopant.
11. The method according to claim 10, wherein the concentration of dopant ranges from 1E18 to 1E20.
12. A method comprising:
forming plural fins on a silicon substrate, each fin covered with a hardmask;
filling spaces between the fins and hardmasks with an oxide;
planarizing the oxide;
removing the hardmasks and recessing each fin with hot phosphorus, forming a cavity to a depth of 40 nanometers (nm) in the oxide over each fin;
masking cavities over fins for p-FinFETs, exposing fins for n-FinFETS;
epitaxially growing plural silicon-based (Si-based) layers in each cavity with a percentage of carbon (C) increasing between 0 and 2% or with a concentration of p-type dopant decreasing between 1E18 and 1E20 from a bottom layer to a top layer;
masking cavities over fins for n-FinFETs, exposing fins for p-FinFETS;
epitaxially growing plural Si-based layers in each cavity with a percentage of germanium (Ge) increasing between 0 and 50% or with a concentration of n-type dopant decreasing between 1E18 and 1E20 from a bottom layer to a top layer;
recessing the oxide to a top of the fins to a depth slightly below a top portion of the fin having a thickness equal to a thickness of each Si-based layer; and
forming a high-k gate dielectric and metal gate electrode over the plural Si-based layers and wrapped around the fins.
US14/175,827 2014-02-07 2014-02-07 FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming Active 2034-12-21 US9362277B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US14/175,827 US9362277B2 (en) 2014-02-07 2014-02-07 FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming
TW103136587A TWI566397B (en) 2014-02-07 2014-10-23 Fin field effect transistor having multi-layer fins for multi-turn logic application and method of forming same
CN201510064958.1A CN104835846B (en) 2014-02-07 2015-02-06 With the fin field-effect transistor of multilayer fin and forming method thereof applied for multi valued logic
US15/082,103 US10388790B2 (en) 2014-02-07 2016-03-28 FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming
US16/433,626 US10756213B2 (en) 2014-02-07 2019-06-06 FinFET with multilayer fins for multi-value logic (MVL) applications

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/175,827 US9362277B2 (en) 2014-02-07 2014-02-07 FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/082,103 Division US10388790B2 (en) 2014-02-07 2016-03-28 FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming

Publications (2)

Publication Number Publication Date
US20150228648A1 US20150228648A1 (en) 2015-08-13
US9362277B2 true US9362277B2 (en) 2016-06-07

Family

ID=53775620

Family Applications (3)

Application Number Title Priority Date Filing Date
US14/175,827 Active 2034-12-21 US9362277B2 (en) 2014-02-07 2014-02-07 FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming
US15/082,103 Active 2034-06-05 US10388790B2 (en) 2014-02-07 2016-03-28 FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming
US16/433,626 Active US10756213B2 (en) 2014-02-07 2019-06-06 FinFET with multilayer fins for multi-value logic (MVL) applications

Family Applications After (2)

Application Number Title Priority Date Filing Date
US15/082,103 Active 2034-06-05 US10388790B2 (en) 2014-02-07 2016-03-28 FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming
US16/433,626 Active US10756213B2 (en) 2014-02-07 2019-06-06 FinFET with multilayer fins for multi-value logic (MVL) applications

Country Status (3)

Country Link
US (3) US9362277B2 (en)
CN (1) CN104835846B (en)
TW (1) TWI566397B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160268260A1 (en) * 2015-03-09 2016-09-15 Globalfoundries Inc. Reducing risk of punch-through in finfet semiconductor structure
US10998444B2 (en) 2019-02-11 2021-05-04 International Business Machines Corporation Stacked FinFET masked-programmable ROM
US11387236B2 (en) 2019-09-17 2022-07-12 Samsung Electronics Co., Ltd. Semiconductor device

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9362277B2 (en) * 2014-02-07 2016-06-07 Globalfounries Inc. FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming
US9209185B2 (en) * 2014-04-16 2015-12-08 Taiwan Semiconductor Manufacturing Company, Ltd. Method and structure for FinFET device
WO2015191082A1 (en) * 2014-06-13 2015-12-17 Intel Corporation Surface encapsulation for wafer bonding
US9570360B2 (en) * 2014-08-27 2017-02-14 International Business Machines Corporation Dual channel material for finFET for high performance CMOS
US9324843B2 (en) * 2014-09-05 2016-04-26 International Business Machines Corporation High germanium content silicon germanium fins
US9793403B2 (en) 2015-04-14 2017-10-17 Samsung Electronics Co., Ltd. Multi-layer fin field effect transistor devices and methods of forming the same
US9806194B2 (en) * 2015-07-15 2017-10-31 Samsung Electronics Co., Ltd. FinFET with fin having different Ge doped region
CN106571383B (en) * 2015-10-08 2020-04-28 联华电子股份有限公司 Semiconductor element and manufacturing method thereof
US10121858B2 (en) 2015-10-30 2018-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Elongated semiconductor structure planarization
US9722081B1 (en) * 2016-01-29 2017-08-01 Taiwan Semiconductor Manufacturing Co., Ltd. FinFET device and method of forming the same
US10170620B2 (en) * 2016-05-18 2019-01-01 International Business Machines Corporation Substantially defect free relaxed heterogeneous semiconductor fins on bulk substrates
WO2018004521A1 (en) * 2016-06-27 2018-01-04 Intel Corporation Broken bandgap contact
US10707316B2 (en) 2016-12-09 2020-07-07 Taiwan Semiconductor Manufacturing Co., Ltd. Structure and formation method of semiconductor device structure with gate structure
US10840150B2 (en) * 2017-01-10 2020-11-17 Samsung Electronics Co., Ltd. Semiconductor device and method for manufacturing the same
WO2018212746A1 (en) * 2017-05-15 2018-11-22 Intel Corporation Device isolation
CN108933105B (en) * 2017-05-24 2020-11-03 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and method of forming the same
US20180366546A1 (en) * 2017-06-20 2018-12-20 Taiwan Semiconductor Manufacturing Co., Ltd. Finfet device with stacked germanium and silicon channel
US10141430B1 (en) 2017-07-27 2018-11-27 Taiwan Semiconductor Manufacturing Co., Ltd. Fin structures with uniform threshold voltage distribution and method of making the same
US10170588B1 (en) * 2017-10-30 2019-01-01 International Business Machines Corporation Method of forming vertical transport fin field effect transistor with high-K dielectric feature uniformity
US10115800B1 (en) * 2017-11-29 2018-10-30 International Business Machines Corporation Vertical fin bipolar junction transistor with high germanium content silicon germanium base
CN110957215B (en) * 2018-09-26 2022-07-19 中芯国际集成电路制造(上海)有限公司 Planarization process
US10868183B2 (en) * 2018-10-31 2020-12-15 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET device and methods of forming the same
US11264478B2 (en) * 2019-10-31 2022-03-01 Taiwan Semiconductor Manufacturing Company, Ltd. Transistors with reduced defect and methods forming same
CN114695534B (en) 2020-12-31 2025-05-23 芯恩（青岛）集成电路有限公司 Multi-threshold logic power device and preparation method thereof
US20230395715A1 (en) * 2022-06-02 2023-12-07 Globalfoundries U.S. Inc. Multi-channel replacement metal gate device

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6995396B2 (en) * 2001-10-25 2006-02-07 Matsushita Electric Industrial Co., Ltd. Semiconductor substrate, semiconductor device and method for fabricating the same
US7405142B2 (en) * 2003-02-04 2008-07-29 Sumco Corporation Semiconductor substrate and field-effect transistor, and manufacturing method for same
US20090309152A1 (en) * 2008-06-11 2009-12-17 Roman Knoefler Integrated Circuits Having a Contact Region and Methods for Manufacturing the Same
JP2011527103A (en) 2008-06-30 2011-10-20 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Double-gate and tri-gate transistors formed on a bulk substrate and method for forming the transistors
TW201220406A (en) 2010-11-10 2012-05-16 United Microelectronics Corp Method for manufacturing multi-gate transistor device
US20130161756A1 (en) * 2011-12-23 2013-06-27 Glenn A. Glass Nanowire transistor devices and forming techniques
US20130257790A1 (en) 2012-03-28 2013-10-03 Novatek Microelectronics Corp. Capacitive touch device and sensing method thereof
US20130277746A1 (en) 2012-04-24 2013-10-24 Globalfoundries Inc. Integrated circuits having protruding source and drain regions and methods for forming integrated circuits

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7855411B2 (en) * 2007-05-25 2010-12-21 Macronix International Co., Ltd. Memory cell
US8188546B2 (en) * 2009-08-18 2012-05-29 International Business Machines Corporation Multi-gate non-planar field effect transistor structure and method of forming the structure using a dopant implant process to tune device drive current
US8486770B1 (en) * 2011-12-30 2013-07-16 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming CMOS FinFET device
CN103426765B (en) * 2012-05-24 2016-12-14 中芯国际集成电路制造(上海)有限公司 The forming method of semiconductor device, the forming method of fin field effect pipe
US8610201B1 (en) * 2012-08-16 2013-12-17 Kabushiki Kaisha Toshiba FinFET comprising a punch-through stopper
US9224822B2 (en) * 2013-09-10 2015-12-29 Globalfoundries Inc. High percentage silicon germanium alloy fin formation
US9362277B2 (en) * 2014-02-07 2016-06-07 Globalfounries Inc. FinFET with multilayer fins for multi-value logic (MVL) applications and method of forming

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6995396B2 (en) * 2001-10-25 2006-02-07 Matsushita Electric Industrial Co., Ltd. Semiconductor substrate, semiconductor device and method for fabricating the same
US7405142B2 (en) * 2003-02-04 2008-07-29 Sumco Corporation Semiconductor substrate and field-effect transistor, and manufacturing method for same
US20090309152A1 (en) * 2008-06-11 2009-12-17 Roman Knoefler Integrated Circuits Having a Contact Region and Methods for Manufacturing the Same
JP2011527103A (en) 2008-06-30 2011-10-20 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Double-gate and tri-gate transistors formed on a bulk substrate and method for forming the transistors
TW201220406A (en) 2010-11-10 2012-05-16 United Microelectronics Corp Method for manufacturing multi-gate transistor device
US20130161756A1 (en) * 2011-12-23 2013-06-27 Glenn A. Glass Nanowire transistor devices and forming techniques
US20130257790A1 (en) 2012-03-28 2013-10-03 Novatek Microelectronics Corp. Capacitive touch device and sensing method thereof
US20130277746A1 (en) 2012-04-24 2013-10-24 Globalfoundries Inc. Integrated circuits having protruding source and drain regions and methods for forming integrated circuits
TW201344805A (en) 2012-04-24 2013-11-01 Globalfoundries Us Inc Integrated circuit with protruding source and drain regions and method for forming integrated circuit

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
D.V. Singh, "Admittance Spectroscopy Anaylsis of the Conduction Band Offsets in Si/Si 1xy Ge×C y and Si/Si 1y C y Heterostructures," Journal of Applied Physics, vol. 85, No. 2, Jan. 15, 1999, pp. 985-993.
D.V. Singh, "Measurement of the Conduction Band Offsets in Si/Si 1xy Ge×C y and Si/Si 1y C y Heterostructures Using Metal-Oxide-Semiconductor Capacitors," Journal of Applied Physics, vol. 85, No. 2, Jan. 15, 1999, pp. 978-984.
P. Lablans "N-state switching" at "www.multivaluedlogic.com", 2013, pp. 1-14.
P-E. Hellberg et al., "Work Function of Boron-Doped Polycrystalline Six Ge1-x Films," IEEE Electron Device Letters, vol. 18, No. 9, Sep. 1997, pp. 456-458.
T. King et al., "Electrical Properties of Heavily Doped Polycrystalline Silicon-Germanium Films," IEEE Transactions on Electron Devices, vol. 41, No. 2, Feb. 1994, pp. 228-232.
Taiwanese Office Action for related Taiwanese Patent Application No. 103136587 dated Feb. 24, 2016, 7 Pages.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160268260A1 (en) * 2015-03-09 2016-09-15 Globalfoundries Inc. Reducing risk of punch-through in finfet semiconductor structure
US9847333B2 (en) * 2015-03-09 2017-12-19 Globalfoundries Inc. Reducing risk of punch-through in FinFET semiconductor structure
US10998444B2 (en) 2019-02-11 2021-05-04 International Business Machines Corporation Stacked FinFET masked-programmable ROM
US11387236B2 (en) 2019-09-17 2022-07-12 Samsung Electronics Co., Ltd. Semiconductor device
US12062661B2 (en) 2019-09-17 2024-08-13 Samsung Electronics Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
TWI566397B (en) 2017-01-11
US10388790B2 (en) 2019-08-20
CN104835846A (en) 2015-08-12
US20160211375A1 (en) 2016-07-21
US20150228648A1 (en) 2015-08-13
US10756213B2 (en) 2020-08-25
TW201532274A (en) 2015-08-16
US20190326436A1 (en) 2019-10-24
CN104835846B (en) 2018-09-28

Similar Documents

Publication Publication Date Title
US10756213B2 (en) FinFET with multilayer fins for multi-value logic (MVL) applications
US9224734B2 (en) CMOS devices with reduced leakage and methods of forming the same
US20160064250A1 (en) Methods of forming metastable replacement fins for a finfet semiconductor device by performing a replacement growth process
US10115826B2 (en) Semiconductor structure and the manufacturing method thereof
US9312387B2 (en) Methods of forming FinFET devices with alternative channel materials
US9224605B2 (en) Forming alternative material fins with reduced defect density by performing an implantation/anneal defect generation process
US9589849B2 (en) Methods of modulating strain in PFET and NFET FinFET semiconductor devices
US20130307021A1 (en) CMOS Device and Method of Forming the Same
CN103165459B (en) Fin formula field effect transistor and preparation method thereof
US20070202651A1 (en) Semiconductor process integrating source/drain stressors and interlevel dielectric layer stressors
US9595599B1 (en) Dielectric isolated SiGe fin on bulk substrate
US9147696B2 (en) Devices and methods of forming finFETs with self aligned fin formation
CN218849498U (en) Semiconductor structure
US9123627B1 (en) Methods of forming alternative material fins with reduced defect density for a FinFET semiconductor device
US9634143B1 (en) Methods of forming FinFET devices with substantially undoped channel regions
JP2009105163A (en) Semiconductor device
CN103367227B (en) Semiconductor device manufacturing method
CN104409410A (en) Method for improving SiC stress property of shallow trench isolation edge
US11637041B2 (en) Method of forming high mobility complementary metal-oxide-semiconductor (CMOS) devices with fins on insulator
CN104409409A (en) Method for improving SiC stress property of shallow trench isolation edge

Legal Events

Date Code Title Description
AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHI, MIN-HWA;JACOB, AJEY;PAUL, ABHIJEET;SIGNING DATES FROM 20131210 TO 20140108;REEL/FRAME:032184/0342

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE

Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001

Effective date: 20181127

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001

Effective date: 20201022

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001

Effective date: 20201117

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8