US8006161B2 - Apparatus and method for receiving signal in a communication system using a low density parity check code - Google Patents
Apparatus and method for receiving signal in a communication system using a low density parity check code Download PDFInfo
- Publication number
- US8006161B2 US8006161B2 US11/586,759 US58675906A US8006161B2 US 8006161 B2 US8006161 B2 US 8006161B2 US 58675906 A US58675906 A US 58675906A US 8006161 B2 US8006161 B2 US 8006161B2
- Authority
- US
- United States
- Prior art keywords
- check
- bit
- algorithm
- node
- subset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
- H03M13/1117—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6511—Support of multiple decoding rules, e.g. combined MAP and Viterbi decoding
Definitions
- the turbo code has good performance approximating a channel capacity limit of Shannon's channel coding theorem, and the LDPC code shows performance having a difference of only about 0.04 [dB] at the channel capacity limit of Shannon's channel coding theorem at a bit error rate (BER) 10 ⁇ 5 , using a block size 10 7 .
- BER bit error rate
- Shannon's channel coding theorem shows that reliable communication is possible only at a data rate not exceeding a channel capacity.
- Shannon's channel coding theorem has proposed no detailed channel coding/decoding method for supporting a data rate up to the maximum channel capacity limit.
- each bit node passes messages, called bit node messages, that represent an estimate of its respective code bit to all neighbouring check nodes (i.e. those check nodes associated/connected with that bit node via edges).
- Each neighbouring check node also receives from other neighbouring bit nodes additional bit node messages.
- the neighbouring check nodes passes back to the original bit node a combination of all these bit node messages via messages called check node messages. This process occurs for every bit node, hence each bit node receives a check node message from each of its neighbouring check nodes and can combine these to form an estimate of its respective code bit. Overall, in each iteration an estimate of a codeword is produced.
- each check node message E j,i is updated by summing ⁇ (T i,j ) over the set of bit node messages passed from the set of bit nodes N(j) to check node j, but excluding the bit node message T i,j passed from bit node i to check node j.
- E j,i is updated by reapplying ⁇ (•) to the non-linear summation of ⁇ (T i,j ).
- the complexity of the decoding process is primarily, due to the non-linear function used in the check node update process. Hence, reducing the complexity of this process is the focus of current research in the field of LDPC Codes.
- reduced complexity LDPC decoders are disclosed in US 2005/0204271 A1 and US 2005/0138519 A1.
- FIG. 1 is a diagram illustrating a structure of a communication system using a LDPC code according to the present invention.
- FIG. 10B illustrates simulation results depicting the frame-error-rate performance versus signal-to-noise ratio (Eb/No) for the preferred embodiment of FIG. 9 .
- the parity check matrix H 200 is stored in memory at the iterative LDPC decoder 116 .
- the bipartite Tanner Graph 202 described in FIG. 2 is a representation for describing the following iterative decoding algorithms.
- each bit node i passes a set of bit node messages to the set of check nodes M(i), which are used in each check node to update the check node messages.
- each check node j passes a set of check node messages to the set of bit nodes N(j).
- bit node update process illustrated in FIG. 3A
- check node update process illustrated in FIG. 3B
- T i I i + ⁇ j ′ ⁇ M ⁇ ( i ) ⁇ E j ′ , i ( 2 )
- the check node update process 302 is illustrated for updating check node message E j,i in each iteration for check node j 306 and the set of bit nodes N(j), where check node message E j,i is passed from check node j 306 to bit node i 304 .
- bit and check node messages are represented by log-likelihood ratios, it is the check node update process that contributes the greatest complexity to the computation of the LLR-BP algorithm.
- the computational burden comes from the use of the non-linear function, ⁇ (•), used in each check node message update, which is given by:
- Each check node message E j,i is updated by summing ⁇ (T i,j ) over the set bit node messages passed from the set of bit nodes N(j) to check node j 306 , but excluding the bit node message T i,j from bit node i 304 to check node j 306 .
- E j,i is updated by reapplying ⁇ (•) to the non-linear summation of ⁇ (T i,j ).
- the magnitude of E j,i is given by:
- the check node update process of the LLR-BP algorithm is simplified by computing the summation of all non-linear functions ⁇ (
- the processing of the Sign(E j,i ) is kept the same, however, the magnitude
- the bit node update process in the Min-Sum algorithm is the same as that of the LLR-BP algorithm. It is the check node update process that is greatly simplified at the cost of decreased performance.
- a preferred embodiment of the invention updates the check nodes, in each iteration, by exploiting the contributions from bit nodes by prioritising, in terms of computational resources or complexity, the most contributing bit node n 0 , where
- n 0 arg ⁇ ⁇ min i ⁇ N ⁇ ( j ) ⁇ ⁇ ⁇ T i , j ⁇ ⁇
- N ⁇ ( j ) ⁇ i ⁇ N ( j )
- the advantage is that the preferred embodiment provides an intermediate solution both in terms of performance and complexity as seen from the complexity analysis in Table 1, see row labelled SET # 2 .
- the performance gain of the preferred embodiment over the Min-Sum algorithm is 0.15 db for a BER of 1e-4.
- the performance is between that of the Min-Sum algorithm and the Lambda-Min algorithms.
- the preferred embodiment is an intermediate solution between the full Lambda-Min and Min-Sum algorithms both in term of performance and complexity (see Table 1, for row labelled SET # 3 ).
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
block code has k information bits denoted by μ=[μ1, . . . , μk] that are encoded into n code bits denoted by
where σ2=N0/2 is the variance of the AWGN and N0/2 is the power spectral density. The intrinsic information
is used to initialise the BP algorithm—or for that matter most of the other algorithms as well.
The parity check equations are applied,
for encoding at the
and encodes the block of k information bits
where n is the n-dimensional vector of AWGN samples. The receiver unit 112 receives the noisy signal
and the error detection and the
into an estimate of the k information bits {tilde over (μ)}=[{tilde over (μ)}1, . . . , {tilde over (μ)}k], sent by the transmitter. The information bits {tilde over (μ)} are forwarded to the data sink 122.
and hence
then p1=1, p2=1, and p3=0 and an error would be detected, otherwise the codeword
where σ2=N0/2 the variance of the AWGN and N0/2 is the power spectral density.
All check node messages, Ej,i for jεM(i) and 1≦i≦n, that are passed from the set of check nodes M(i) to
is required to be computed once per
of equations (4) or (8) of the LLR-BP algorithm than larger values of Ti,j. As well, small values of Ti,j represent a lower reliability bit node message and these are more important to the final decision than larger values of Ti,j. The complexity of the call to the function Φ(Ti,j) can be avoided by considering the following approximation:
substituting equation (10) into equation (4) or (8) and exploiting the property Φ[Φ(x)]=x, then the update for |Ej,i| is given by
in equations (4) or (8) of the BP algorithm than larger values of Ti,j.
N λ(j)={iεN(j)|λlowest|T i,j|}
to update the extrinsic check node messages Ej,n
-
- Identifying for each check node j, 1≦j≦m, the least reliable bit node by finding the smallest bit node message Ti,j, ∀iεN(j) among the set of bit nodes
-
- Selecting a first algorithm for use in the check node update process, by for example, allocating computational resources to calculate the check node message Ej,n
0 that is passed from the check node j to bit node n0. - Identifying the remaining set of bit nodes ∀iεN(j)\n0.
- Selecting a second algorithm for use in the check node update process, for example allocating further computational resources, for the remaining bit nodes ∀iεN(j)\n0 to calculate the remaining check node messages Ej,i, ∀jεM(i).
- Selecting a first algorithm for use in the check node update process, by for example, allocating computational resources to calculate the check node message Ej,n
-
- Identifying:
-
- Selecting a first and second algorithm for use in the check node update process for
check node j 306 to update the extrinsic check node messages as follows:
- Selecting a first and second algorithm for use in the check node update process for
LDPC code having a frame length of Zf=96 bits. The simulated bit error rate (BER) vs SNR(Eb/N0) for this system is shown in
TABLE 1 | |||||
simple operation | Multiplication | Non-Linear Function | |||
|
2 · dv · n | |||
Tentative Decoding | m · (dc + 1) |
Check Node | LLR- |
5 · dc − 2 | 2 · dc | |
Messages | M in- |
5 · dc − 4 | ||
Lambda-M in |
|
2 · λ + 1 | ||
A-M in* | 5 · dc − 2 | dc + 2 | ||
|
5 · dc − 4 | dc | ||
SET #2 |
|
dc + λ + 1 | ||
SET #3 |
|
2 · λ | ||
Corrected M in- | (alpha, 0) | 5 · dc − 4 | 2 | ||
Sum | (1, beta) | 5 · dc | |||
(alpha, beta) | 5 · |
2 | |||
Compensated Lambda-H in | (alpha, 0) |
|
λ + 1 | 2 · λ + 1 | |
(1, beta) |
|
2 · λ + 1 | |||
(alpha, beta) |
|
λ + 1 | 2 · λ + 1 | ||
Flarion1 | (2q −1 + 6) · dc − 2 | ||||
(Theoritical) | |||||
Flarion2 | Energy | 27 · dc − 2 | |||
(Implementation) | Cycles | 8 · dc − 2 | |||
to update the extrinsic check node message Ej,n
-
- Identify:
N λ(j)={iεN(j)|λlowest|T i,j|}
-
- In the check node update process, for
check node j 306, update the extrinsic check node messages as follows by selecting a first and second algorithm:
- In the check node update process, for
with a frame length of Zf=96 bits. The Lambda-Min algorithm is shown for λ=3 and 4. However, the preferred embodiment uses λ=3.
being passed to those bit nodes over the less contributory bit nodes to update the remaining extrinsic check node messages Ej,i, ∀iεN(j)\Nλ(j).
-
- Identify:
N λ(j)={iεN(j)|λlowest|T i,j|}
-
- In the check node update process, update the extrinsic check node messages using a first and second algorithm as follows:
with a frame length of Zf=96 bits. The Lambda-Min algorithm is shown for λ=3 and 4. The preferred embodiment uses λ=3.
Claims (18)
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0521858.1 | 2005-10-26 | ||
GB0521859.9 | 2005-10-26 | ||
GB0521860A GB2431835A (en) | 2005-10-26 | 2005-10-26 | Decoding low-density parity-check codes using subsets of bit node messages and check node messages |
GB0521858A GB2431833B (en) | 2005-10-26 | 2005-10-26 | Decoding low-density parity check codes |
GB0521859A GB2431834A (en) | 2005-10-26 | 2005-10-26 | Decoding low-density parity-check codes using subsets of bit node messages and check node messages |
GB0521860.7 | 2005-10-26 | ||
GB0521861A GB2431836A (en) | 2005-10-26 | 2005-10-26 | Decoding low-density parity-check codes using subsets of bit node messages and check node messages |
GB0521861.5 | 2005-10-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070168833A1 US20070168833A1 (en) | 2007-07-19 |
US8006161B2 true US8006161B2 (en) | 2011-08-23 |
Family
ID=38264735
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/586,759 Active 2030-06-17 US8006161B2 (en) | 2005-10-26 | 2006-10-26 | Apparatus and method for receiving signal in a communication system using a low density parity check code |
Country Status (2)
Country | Link |
---|---|
US (1) | US8006161B2 (en) |
KR (1) | KR101021465B1 (en) |
Cited By (81)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080276156A1 (en) * | 2007-05-01 | 2008-11-06 | Texas A&M University System | Low density parity check decoder for regular ldpc codes |
US20130145231A1 (en) * | 2011-11-18 | 2013-06-06 | Jack Edward Frayer | Data Encoder and Decoder Using Memory-Specific Parity-Check Matrix |
US8891303B1 (en) | 2014-05-30 | 2014-11-18 | Sandisk Technologies Inc. | Method and system for dynamic word line based configuration of a three-dimensional memory device |
US8910020B2 (en) | 2011-06-19 | 2014-12-09 | Sandisk Enterprise Ip Llc | Intelligent bit recovery for flash memory |
US8909982B2 (en) | 2011-06-19 | 2014-12-09 | Sandisk Enterprise Ip Llc | System and method for detecting copyback programming problems |
US8924815B2 (en) | 2011-11-18 | 2014-12-30 | Sandisk Enterprise Ip Llc | Systems, methods and devices for decoding codewords having multiple parity segments |
US8938658B2 (en) | 2011-11-07 | 2015-01-20 | Sandisk Enterprise Ip Llc | Statistical read comparison signal generation for memory systems |
US8959282B2 (en) | 2007-12-27 | 2015-02-17 | Sandisk Enterprise Ip Llc | Flash storage controller execute loop |
US9003264B1 (en) | 2012-12-31 | 2015-04-07 | Sandisk Enterprise Ip Llc | Systems, methods, and devices for multi-dimensional flash RAID data protection |
US9009576B1 (en) | 2013-03-15 | 2015-04-14 | Sandisk Enterprise Ip Llc | Adaptive LLR based on syndrome weight |
US9043517B1 (en) | 2013-07-25 | 2015-05-26 | Sandisk Enterprise Ip Llc | Multipass programming in buffers implemented in non-volatile data storage systems |
US9048876B2 (en) | 2011-11-18 | 2015-06-02 | Sandisk Enterprise Ip Llc | Systems, methods and devices for multi-tiered error correction |
US9070481B1 (en) | 2014-05-30 | 2015-06-30 | Sandisk Technologies Inc. | Internal current measurement for age measurements |
US9092350B1 (en) | 2013-03-15 | 2015-07-28 | Sandisk Enterprise Ip Llc | Detection and handling of unbalanced errors in interleaved codewords |
US9093160B1 (en) | 2014-05-30 | 2015-07-28 | Sandisk Technologies Inc. | Methods and systems for staggered memory operations |
US9129665B2 (en) | 2013-12-17 | 2015-09-08 | Sandisk Enterprise Ip Llc | Dynamic brownout adjustment in a storage device |
US9136877B1 (en) | 2013-03-15 | 2015-09-15 | Sandisk Enterprise Ip Llc | Syndrome layered decoding for LDPC codes |
US9152555B2 (en) | 2013-11-15 | 2015-10-06 | Sandisk Enterprise IP LLC. | Data management with modular erase in a data storage system |
US9159437B2 (en) | 2013-06-11 | 2015-10-13 | Sandisk Enterprise IP LLC. | Device and method for resolving an LM flag issue |
US9158349B2 (en) | 2013-10-04 | 2015-10-13 | Sandisk Enterprise Ip Llc | System and method for heat dissipation |
US9170941B2 (en) | 2013-04-05 | 2015-10-27 | Sandisk Enterprises IP LLC | Data hardening in a storage system |
US9214965B2 (en) | 2013-02-20 | 2015-12-15 | Sandisk Enterprise Ip Llc | Method and system for improving data integrity in non-volatile storage |
US9236886B1 (en) | 2013-03-15 | 2016-01-12 | Sandisk Enterprise Ip Llc | Universal and reconfigurable QC-LDPC encoder |
US9235509B1 (en) | 2013-08-26 | 2016-01-12 | Sandisk Enterprise Ip Llc | Write amplification reduction by delaying read access to data written during garbage collection |
US9235245B2 (en) | 2013-12-04 | 2016-01-12 | Sandisk Enterprise Ip Llc | Startup performance and power isolation |
US9239751B1 (en) | 2012-12-27 | 2016-01-19 | Sandisk Enterprise Ip Llc | Compressing data from multiple reads for error control management in memory systems |
US9244785B2 (en) | 2013-11-13 | 2016-01-26 | Sandisk Enterprise Ip Llc | Simulated power failure and data hardening |
US9244763B1 (en) | 2013-03-15 | 2016-01-26 | Sandisk Enterprise Ip Llc | System and method for updating a reading threshold voltage based on symbol transition information |
US9263156B2 (en) | 2013-11-07 | 2016-02-16 | Sandisk Enterprise Ip Llc | System and method for adjusting trip points within a storage device |
US9298608B2 (en) | 2013-10-18 | 2016-03-29 | Sandisk Enterprise Ip Llc | Biasing for wear leveling in storage systems |
US9329928B2 (en) | 2013-02-20 | 2016-05-03 | Sandisk Enterprise IP LLC. | Bandwidth optimization in a non-volatile memory system |
US9348377B2 (en) | 2014-03-14 | 2016-05-24 | Sandisk Enterprise Ip Llc | Thermal isolation techniques |
US9367246B2 (en) | 2013-03-15 | 2016-06-14 | Sandisk Technologies Inc. | Performance optimization of data transfer for soft information generation |
US9384126B1 (en) | 2013-07-25 | 2016-07-05 | Sandisk Technologies Inc. | Methods and systems to avoid false negative results in bloom filters implemented in non-volatile data storage systems |
US9390021B2 (en) | 2014-03-31 | 2016-07-12 | Sandisk Technologies Llc | Efficient cache utilization in a tiered data structure |
US9390814B2 (en) | 2014-03-19 | 2016-07-12 | Sandisk Technologies Llc | Fault detection and prediction for data storage elements |
US9436831B2 (en) | 2013-10-30 | 2016-09-06 | Sandisk Technologies Llc | Secure erase in a memory device |
US9442662B2 (en) | 2013-10-18 | 2016-09-13 | Sandisk Technologies Llc | Device and method for managing die groups |
US9442670B2 (en) | 2013-09-03 | 2016-09-13 | Sandisk Technologies Llc | Method and system for rebalancing data stored in flash memory devices |
US9448876B2 (en) | 2014-03-19 | 2016-09-20 | Sandisk Technologies Llc | Fault detection and prediction in storage devices |
TWI551058B (en) * | 2014-05-09 | 2016-09-21 | 衡宇科技股份有限公司 | Decoder and decoding method thereof for min-sum algorithm of low density parity-check code |
US9454420B1 (en) | 2012-12-31 | 2016-09-27 | Sandisk Technologies Llc | Method and system of reading threshold voltage equalization |
US9454448B2 (en) | 2014-03-19 | 2016-09-27 | Sandisk Technologies Llc | Fault testing in storage devices |
US9485851B2 (en) | 2014-03-14 | 2016-11-01 | Sandisk Technologies Llc | Thermal tube assembly structures |
US9497889B2 (en) | 2014-02-27 | 2016-11-15 | Sandisk Technologies Llc | Heat dissipation for substrate assemblies |
US9501398B2 (en) | 2012-12-26 | 2016-11-22 | Sandisk Technologies Llc | Persistent storage device with NVRAM for staging writes |
US9519577B2 (en) | 2013-09-03 | 2016-12-13 | Sandisk Technologies Llc | Method and system for migrating data between flash memory devices |
US9520162B2 (en) | 2013-11-27 | 2016-12-13 | Sandisk Technologies Llc | DIMM device controller supervisor |
US9520197B2 (en) | 2013-11-22 | 2016-12-13 | Sandisk Technologies Llc | Adaptive erase of a storage device |
US9519319B2 (en) | 2014-03-14 | 2016-12-13 | Sandisk Technologies Llc | Self-supporting thermal tube structure for electronic assemblies |
US9524235B1 (en) | 2013-07-25 | 2016-12-20 | Sandisk Technologies Llc | Local hash value generation in non-volatile data storage systems |
US9549457B2 (en) | 2014-02-12 | 2017-01-17 | Sandisk Technologies Llc | System and method for redirecting airflow across an electronic assembly |
US9582058B2 (en) | 2013-11-29 | 2017-02-28 | Sandisk Technologies Llc | Power inrush management of storage devices |
US9612948B2 (en) | 2012-12-27 | 2017-04-04 | Sandisk Technologies Llc | Reads and writes between a contiguous data block and noncontiguous sets of logical address blocks in a persistent storage device |
US9626399B2 (en) | 2014-03-31 | 2017-04-18 | Sandisk Technologies Llc | Conditional updates for reducing frequency of data modification operations |
US9626400B2 (en) | 2014-03-31 | 2017-04-18 | Sandisk Technologies Llc | Compaction of information in tiered data structure |
US9639282B2 (en) | 2015-05-20 | 2017-05-02 | Sandisk Technologies Llc | Variable bit encoding per NAND flash cell to improve device endurance and extend life of flash-based storage devices |
US9639463B1 (en) | 2013-08-26 | 2017-05-02 | Sandisk Technologies Llc | Heuristic aware garbage collection scheme in storage systems |
US9645749B2 (en) | 2014-05-30 | 2017-05-09 | Sandisk Technologies Llc | Method and system for recharacterizing the storage density of a memory device or a portion thereof |
US9652381B2 (en) | 2014-06-19 | 2017-05-16 | Sandisk Technologies Llc | Sub-block garbage collection |
US9699263B1 (en) | 2012-08-17 | 2017-07-04 | Sandisk Technologies Llc. | Automatic read and write acceleration of data accessed by virtual machines |
US9697267B2 (en) | 2014-04-03 | 2017-07-04 | Sandisk Technologies Llc | Methods and systems for performing efficient snapshots in tiered data structures |
US9703636B2 (en) | 2014-03-01 | 2017-07-11 | Sandisk Technologies Llc | Firmware reversion trigger and control |
US9703491B2 (en) | 2014-05-30 | 2017-07-11 | Sandisk Technologies Llc | Using history of unaligned writes to cache data and avoid read-modify-writes in a non-volatile storage device |
US9703816B2 (en) | 2013-11-19 | 2017-07-11 | Sandisk Technologies Llc | Method and system for forward reference logging in a persistent datastore |
US9768808B2 (en) | 2015-04-08 | 2017-09-19 | Sandisk Technologies Llc | Method for modifying device-specific variable error correction settings |
US9830084B2 (en) | 2015-12-03 | 2017-11-28 | Sandisk Technologies Llc | Writing logical groups of data to physical locations in memory using headers |
US9864525B2 (en) | 2015-05-20 | 2018-01-09 | Sandisk Technologies Llc | Variable bit encoding per NAND flash cell to extend life of flash-based storage devices and preserve over-provisioning |
US9870830B1 (en) | 2013-03-14 | 2018-01-16 | Sandisk Technologies Llc | Optimal multilevel sensing for reading data from a storage medium |
RU178755U1 (en) * | 2017-07-04 | 2018-04-18 | Федеральное государственное бюджетное образовательное учреждение высшего образования "Рязанский государственный радиотехнический университет" | LDPC CODE DECODING DEVICE |
RU2651222C1 (en) * | 2017-07-05 | 2018-04-18 | Федеральное государственное бюджетное образовательное учреждение высшего образования "Рязанский государственный радиотехнический университет" | Method for decoding ldpc codes and device for its implementation |
US10013179B2 (en) | 2015-12-03 | 2018-07-03 | Sandisk Technologies Llc | Reading logical groups of data from physical locations in memory using headers |
US10049037B2 (en) | 2013-04-05 | 2018-08-14 | Sandisk Enterprise Ip Llc | Data management in a storage system |
US10114557B2 (en) | 2014-05-30 | 2018-10-30 | Sandisk Technologies Llc | Identification of hot regions to enhance performance and endurance of a non-volatile storage device |
US10146448B2 (en) | 2014-05-30 | 2018-12-04 | Sandisk Technologies Llc | Using history of I/O sequences to trigger cached read ahead in a non-volatile storage device |
US10162748B2 (en) | 2014-05-30 | 2018-12-25 | Sandisk Technologies Llc | Prioritizing garbage collection and block allocation based on I/O history for logical address regions |
US10372613B2 (en) | 2014-05-30 | 2019-08-06 | Sandisk Technologies Llc | Using sub-region I/O history to cache repeatedly accessed sub-regions in a non-volatile storage device |
US10656840B2 (en) | 2014-05-30 | 2020-05-19 | Sandisk Technologies Llc | Real-time I/O pattern recognition to enhance performance and endurance of a storage device |
US10656842B2 (en) | 2014-05-30 | 2020-05-19 | Sandisk Technologies Llc | Using history of I/O sizes and I/O sequences to trigger coalesced writes in a non-volatile storage device |
US11074128B2 (en) * | 2018-05-03 | 2021-07-27 | SK Hynix Inc. | Memory system with hybrid iterative decoding capability and method of operating such memory system |
US11356123B2 (en) | 2019-07-12 | 2022-06-07 | SK Hynix Inc. | Memory system with low-complexity decoding and method of operating such memory system |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8341506B2 (en) * | 2007-03-30 | 2012-12-25 | HGST Netherlands B.V. | Techniques for correcting errors using iterative decoding |
US8266493B1 (en) * | 2008-01-09 | 2012-09-11 | L-3 Communications, Corp. | Low-density parity check decoding using combined check node and variable node |
US8156409B2 (en) * | 2008-02-29 | 2012-04-10 | Seagate Technology Llc | Selectively applied hybrid min-sum approximation for constraint node updates of LDPC decoders |
US8429512B2 (en) * | 2008-06-23 | 2013-04-23 | Romat At Tel Aviv University Ltd. | Reduced complexity LDPC decoder |
US8527831B2 (en) * | 2010-04-26 | 2013-09-03 | Lsi Corporation | Systems and methods for low density parity check data decoding |
JP5310701B2 (en) * | 2010-10-29 | 2013-10-09 | 株式会社Jvcケンウッド | Decoding device and decoding method |
JP5772622B2 (en) * | 2012-01-20 | 2015-09-02 | 株式会社Jvcケンウッド | Decoding device and decoding method |
CN103281090B (en) * | 2013-05-29 | 2017-02-22 | 华南理工大学 | Mixed modified weighted bit-flipping LDPC decoding algorithm |
GB2510932B (en) | 2013-08-27 | 2015-01-21 | Imagination Tech Ltd | An improved decoder for low-density parity-check codes |
CN108886370B (en) * | 2016-05-16 | 2020-11-10 | 华为技术有限公司 | A convolutional LDPC decoding method, device, decoder and system |
RU168191U1 (en) * | 2016-10-13 | 2017-01-23 | Общество с ограниченной ответственностью "Силовая электроника" | LDPC decoding device |
US10530392B2 (en) * | 2017-07-31 | 2020-01-07 | Codelucida, Inc. | Vertical layered finite alphabet iterative decoding |
US11929762B2 (en) * | 2021-11-24 | 2024-03-12 | Samsung Electronics Co., Ltd. | Low density parity check decoder and storage device |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6510536B1 (en) * | 1998-06-01 | 2003-01-21 | Her Majesty The Queen In Right Of Canada, As Represented By The Minister Of Industry Through The Communications Research Centre | Reduced-complexity max-log-APP decoders and related turbo decoders |
US6704898B1 (en) * | 1998-10-23 | 2004-03-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Combined hybrid automatic retransmission request scheme |
US20040123229A1 (en) | 2002-12-24 | 2004-06-24 | Jung-Im Kim | Encoding/decoding apparatus using low density parity check code |
KR20040057871A (en) | 2002-12-24 | 2004-07-02 | 한국전자통신연구원 | Encoding and Decoding Apparatus using Low Density Parity Check codes |
US20050028071A1 (en) | 2003-07-29 | 2005-02-03 | Ba-Zhong Shen | LDPC (Low Density Parity Check) coded modulation hybrid decoding |
US20050138519A1 (en) | 2003-12-19 | 2005-06-23 | Universite De Bretagne Sud | LDPC decoder, corresponding method, system and computer program |
US20050154957A1 (en) | 2004-01-12 | 2005-07-14 | Jacobsen Eric A. | Method and apparatus for decoding forward error correction codes |
US20050204271A1 (en) | 2003-12-03 | 2005-09-15 | Infineon Technologies Ag | Method for decoding a low-density parity check (LDPC) codeword |
US20050210366A1 (en) | 2004-03-22 | 2005-09-22 | Sumitomo Electric Industries, Ltd. | Decoding unit and preprocessing unit implemented according to low density parity check code system |
US20050229087A1 (en) | 2004-04-13 | 2005-10-13 | Sunghwan Kim | Decoding apparatus for low-density parity-check codes using sequential decoding, and method thereof |
US20070101234A1 (en) * | 2003-10-06 | 2007-05-03 | Digital Fountain, Inc. | Error-correcting multi-stage code generator and decoder for communication systems having single transmitters or multiple transmitters |
US7246294B2 (en) * | 2002-04-01 | 2007-07-17 | Intel Corporation | Method for iterative hard-decision forward error correction decoding |
-
2006
- 2006-10-26 KR KR1020060104732A patent/KR101021465B1/en not_active Expired - Fee Related
- 2006-10-26 US US11/586,759 patent/US8006161B2/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6510536B1 (en) * | 1998-06-01 | 2003-01-21 | Her Majesty The Queen In Right Of Canada, As Represented By The Minister Of Industry Through The Communications Research Centre | Reduced-complexity max-log-APP decoders and related turbo decoders |
US6704898B1 (en) * | 1998-10-23 | 2004-03-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Combined hybrid automatic retransmission request scheme |
US7246294B2 (en) * | 2002-04-01 | 2007-07-17 | Intel Corporation | Method for iterative hard-decision forward error correction decoding |
US20040123229A1 (en) | 2002-12-24 | 2004-06-24 | Jung-Im Kim | Encoding/decoding apparatus using low density parity check code |
KR20040057871A (en) | 2002-12-24 | 2004-07-02 | 한국전자통신연구원 | Encoding and Decoding Apparatus using Low Density Parity Check codes |
US20050028071A1 (en) | 2003-07-29 | 2005-02-03 | Ba-Zhong Shen | LDPC (Low Density Parity Check) coded modulation hybrid decoding |
US20070101234A1 (en) * | 2003-10-06 | 2007-05-03 | Digital Fountain, Inc. | Error-correcting multi-stage code generator and decoder for communication systems having single transmitters or multiple transmitters |
US20050204271A1 (en) | 2003-12-03 | 2005-09-15 | Infineon Technologies Ag | Method for decoding a low-density parity check (LDPC) codeword |
US20050138519A1 (en) | 2003-12-19 | 2005-06-23 | Universite De Bretagne Sud | LDPC decoder, corresponding method, system and computer program |
US20050154957A1 (en) | 2004-01-12 | 2005-07-14 | Jacobsen Eric A. | Method and apparatus for decoding forward error correction codes |
JP2005269535A (en) | 2004-03-22 | 2005-09-29 | Sumitomo Electric Ind Ltd | Decoding device and preprocessing device |
US20050210366A1 (en) | 2004-03-22 | 2005-09-22 | Sumitomo Electric Industries, Ltd. | Decoding unit and preprocessing unit implemented according to low density parity check code system |
US20050229087A1 (en) | 2004-04-13 | 2005-10-13 | Sunghwan Kim | Decoding apparatus for low-density parity-check codes using sequential decoding, and method thereof |
Non-Patent Citations (6)
Title |
---|
Chen et al., "Decoding Low-Density Parity Check Codes with Normalized APP-Based Algorithm", IEEE Communications Magazine, 2001, pp. 1026-1030. |
Dholakia et al., "Capacity-Approaching Codes: Can They Be Applied to the Magnetic Recording Channel?", IEEE Communications Magazine, Feb. 2004, pp. 122-130. |
Guilloud et al., "Min Decoding Algorithm of Regular and Irregular LDPC Codes". |
Kschischang et al., "Codes Defined on Graphs", IEEE Communications Magazine, Aug. 2003, pp. 118-125. |
Richardson et al., "The Renaissance of Gallager's Low-Density Parity-Check Codes", IEEE Communications Magazine, Aug. 2003, pp. 126-131. |
Yeo et al., "Iterative Decoder Architectures", IEEE Communications Magazine, Aug. 2003, pp. 132-140. |
Cited By (100)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11728828B2 (en) | 2007-05-01 | 2023-08-15 | The Texas A&M University System | Low density parity check decoder |
US20080301521A1 (en) * | 2007-05-01 | 2008-12-04 | Texas A&M University System | Low density parity check decoder for irregular ldpc codes |
US8359522B2 (en) * | 2007-05-01 | 2013-01-22 | Texas A&M University System | Low density parity check decoder for regular LDPC codes |
US8418023B2 (en) | 2007-05-01 | 2013-04-09 | The Texas A&M University System | Low density parity check decoder for irregular LDPC codes |
US10141950B2 (en) | 2007-05-01 | 2018-11-27 | The Texas A&M University System | Low density parity check decoder |
US12143122B2 (en) | 2007-05-01 | 2024-11-12 | The Texas A&M University System | Low density parity check decoder |
US10615823B2 (en) | 2007-05-01 | 2020-04-07 | The Texas A&M University System | Low density parity check decoder |
US20080276156A1 (en) * | 2007-05-01 | 2008-11-06 | Texas A&M University System | Low density parity check decoder for regular ldpc codes |
US10951235B2 (en) | 2007-05-01 | 2021-03-16 | The Texas A&M University System | Low density parity check decoder |
US9112530B2 (en) | 2007-05-01 | 2015-08-18 | The Texas A&M University System | Low density parity check decoder |
US11368168B2 (en) | 2007-05-01 | 2022-06-21 | The Texas A&M University System | Low density parity check decoder |
US9152556B2 (en) | 2007-12-27 | 2015-10-06 | Sandisk Enterprise Ip Llc | Metadata rebuild in a flash memory controller following a loss of power |
US8959283B2 (en) | 2007-12-27 | 2015-02-17 | Sandisk Enterprise Ip Llc | Flash storage controller execute loop |
US9448743B2 (en) | 2007-12-27 | 2016-09-20 | Sandisk Technologies Llc | Mass storage controller volatile memory containing metadata related to flash memory storage |
US9239783B2 (en) | 2007-12-27 | 2016-01-19 | Sandisk Enterprise Ip Llc | Multiprocessor storage controller |
US9158677B2 (en) | 2007-12-27 | 2015-10-13 | Sandisk Enterprise Ip Llc | Flash storage controller execute loop |
US8959282B2 (en) | 2007-12-27 | 2015-02-17 | Sandisk Enterprise Ip Llc | Flash storage controller execute loop |
US8910020B2 (en) | 2011-06-19 | 2014-12-09 | Sandisk Enterprise Ip Llc | Intelligent bit recovery for flash memory |
US8909982B2 (en) | 2011-06-19 | 2014-12-09 | Sandisk Enterprise Ip Llc | System and method for detecting copyback programming problems |
US8938658B2 (en) | 2011-11-07 | 2015-01-20 | Sandisk Enterprise Ip Llc | Statistical read comparison signal generation for memory systems |
US9058289B2 (en) | 2011-11-07 | 2015-06-16 | Sandisk Enterprise Ip Llc | Soft information generation for memory systems |
US9048876B2 (en) | 2011-11-18 | 2015-06-02 | Sandisk Enterprise Ip Llc | Systems, methods and devices for multi-tiered error correction |
US8924815B2 (en) | 2011-11-18 | 2014-12-30 | Sandisk Enterprise Ip Llc | Systems, methods and devices for decoding codewords having multiple parity segments |
US8954822B2 (en) * | 2011-11-18 | 2015-02-10 | Sandisk Enterprise Ip Llc | Data encoder and decoder using memory-specific parity-check matrix |
US20130145231A1 (en) * | 2011-11-18 | 2013-06-06 | Jack Edward Frayer | Data Encoder and Decoder Using Memory-Specific Parity-Check Matrix |
US9699263B1 (en) | 2012-08-17 | 2017-07-04 | Sandisk Technologies Llc. | Automatic read and write acceleration of data accessed by virtual machines |
US9501398B2 (en) | 2012-12-26 | 2016-11-22 | Sandisk Technologies Llc | Persistent storage device with NVRAM for staging writes |
US9612948B2 (en) | 2012-12-27 | 2017-04-04 | Sandisk Technologies Llc | Reads and writes between a contiguous data block and noncontiguous sets of logical address blocks in a persistent storage device |
US9239751B1 (en) | 2012-12-27 | 2016-01-19 | Sandisk Enterprise Ip Llc | Compressing data from multiple reads for error control management in memory systems |
US9454420B1 (en) | 2012-12-31 | 2016-09-27 | Sandisk Technologies Llc | Method and system of reading threshold voltage equalization |
US9003264B1 (en) | 2012-12-31 | 2015-04-07 | Sandisk Enterprise Ip Llc | Systems, methods, and devices for multi-dimensional flash RAID data protection |
US9214965B2 (en) | 2013-02-20 | 2015-12-15 | Sandisk Enterprise Ip Llc | Method and system for improving data integrity in non-volatile storage |
US9329928B2 (en) | 2013-02-20 | 2016-05-03 | Sandisk Enterprise IP LLC. | Bandwidth optimization in a non-volatile memory system |
US9870830B1 (en) | 2013-03-14 | 2018-01-16 | Sandisk Technologies Llc | Optimal multilevel sensing for reading data from a storage medium |
US9367246B2 (en) | 2013-03-15 | 2016-06-14 | Sandisk Technologies Inc. | Performance optimization of data transfer for soft information generation |
US9136877B1 (en) | 2013-03-15 | 2015-09-15 | Sandisk Enterprise Ip Llc | Syndrome layered decoding for LDPC codes |
US9009576B1 (en) | 2013-03-15 | 2015-04-14 | Sandisk Enterprise Ip Llc | Adaptive LLR based on syndrome weight |
US9244763B1 (en) | 2013-03-15 | 2016-01-26 | Sandisk Enterprise Ip Llc | System and method for updating a reading threshold voltage based on symbol transition information |
US9236886B1 (en) | 2013-03-15 | 2016-01-12 | Sandisk Enterprise Ip Llc | Universal and reconfigurable QC-LDPC encoder |
US9092350B1 (en) | 2013-03-15 | 2015-07-28 | Sandisk Enterprise Ip Llc | Detection and handling of unbalanced errors in interleaved codewords |
US10049037B2 (en) | 2013-04-05 | 2018-08-14 | Sandisk Enterprise Ip Llc | Data management in a storage system |
US9170941B2 (en) | 2013-04-05 | 2015-10-27 | Sandisk Enterprises IP LLC | Data hardening in a storage system |
US9159437B2 (en) | 2013-06-11 | 2015-10-13 | Sandisk Enterprise IP LLC. | Device and method for resolving an LM flag issue |
US9524235B1 (en) | 2013-07-25 | 2016-12-20 | Sandisk Technologies Llc | Local hash value generation in non-volatile data storage systems |
US9384126B1 (en) | 2013-07-25 | 2016-07-05 | Sandisk Technologies Inc. | Methods and systems to avoid false negative results in bloom filters implemented in non-volatile data storage systems |
US9043517B1 (en) | 2013-07-25 | 2015-05-26 | Sandisk Enterprise Ip Llc | Multipass programming in buffers implemented in non-volatile data storage systems |
US9639463B1 (en) | 2013-08-26 | 2017-05-02 | Sandisk Technologies Llc | Heuristic aware garbage collection scheme in storage systems |
US9361221B1 (en) | 2013-08-26 | 2016-06-07 | Sandisk Technologies Inc. | Write amplification reduction through reliable writes during garbage collection |
US9235509B1 (en) | 2013-08-26 | 2016-01-12 | Sandisk Enterprise Ip Llc | Write amplification reduction by delaying read access to data written during garbage collection |
US9442670B2 (en) | 2013-09-03 | 2016-09-13 | Sandisk Technologies Llc | Method and system for rebalancing data stored in flash memory devices |
US9519577B2 (en) | 2013-09-03 | 2016-12-13 | Sandisk Technologies Llc | Method and system for migrating data between flash memory devices |
US9158349B2 (en) | 2013-10-04 | 2015-10-13 | Sandisk Enterprise Ip Llc | System and method for heat dissipation |
US9442662B2 (en) | 2013-10-18 | 2016-09-13 | Sandisk Technologies Llc | Device and method for managing die groups |
US9298608B2 (en) | 2013-10-18 | 2016-03-29 | Sandisk Enterprise Ip Llc | Biasing for wear leveling in storage systems |
US9436831B2 (en) | 2013-10-30 | 2016-09-06 | Sandisk Technologies Llc | Secure erase in a memory device |
US9263156B2 (en) | 2013-11-07 | 2016-02-16 | Sandisk Enterprise Ip Llc | System and method for adjusting trip points within a storage device |
US9244785B2 (en) | 2013-11-13 | 2016-01-26 | Sandisk Enterprise Ip Llc | Simulated power failure and data hardening |
US9152555B2 (en) | 2013-11-15 | 2015-10-06 | Sandisk Enterprise IP LLC. | Data management with modular erase in a data storage system |
US9703816B2 (en) | 2013-11-19 | 2017-07-11 | Sandisk Technologies Llc | Method and system for forward reference logging in a persistent datastore |
US9520197B2 (en) | 2013-11-22 | 2016-12-13 | Sandisk Technologies Llc | Adaptive erase of a storage device |
US9520162B2 (en) | 2013-11-27 | 2016-12-13 | Sandisk Technologies Llc | DIMM device controller supervisor |
US9582058B2 (en) | 2013-11-29 | 2017-02-28 | Sandisk Technologies Llc | Power inrush management of storage devices |
US9235245B2 (en) | 2013-12-04 | 2016-01-12 | Sandisk Enterprise Ip Llc | Startup performance and power isolation |
US9129665B2 (en) | 2013-12-17 | 2015-09-08 | Sandisk Enterprise Ip Llc | Dynamic brownout adjustment in a storage device |
US9549457B2 (en) | 2014-02-12 | 2017-01-17 | Sandisk Technologies Llc | System and method for redirecting airflow across an electronic assembly |
US9497889B2 (en) | 2014-02-27 | 2016-11-15 | Sandisk Technologies Llc | Heat dissipation for substrate assemblies |
US9703636B2 (en) | 2014-03-01 | 2017-07-11 | Sandisk Technologies Llc | Firmware reversion trigger and control |
US9519319B2 (en) | 2014-03-14 | 2016-12-13 | Sandisk Technologies Llc | Self-supporting thermal tube structure for electronic assemblies |
US9348377B2 (en) | 2014-03-14 | 2016-05-24 | Sandisk Enterprise Ip Llc | Thermal isolation techniques |
US9485851B2 (en) | 2014-03-14 | 2016-11-01 | Sandisk Technologies Llc | Thermal tube assembly structures |
US9448876B2 (en) | 2014-03-19 | 2016-09-20 | Sandisk Technologies Llc | Fault detection and prediction in storage devices |
US9454448B2 (en) | 2014-03-19 | 2016-09-27 | Sandisk Technologies Llc | Fault testing in storage devices |
US9390814B2 (en) | 2014-03-19 | 2016-07-12 | Sandisk Technologies Llc | Fault detection and prediction for data storage elements |
US9626400B2 (en) | 2014-03-31 | 2017-04-18 | Sandisk Technologies Llc | Compaction of information in tiered data structure |
US9626399B2 (en) | 2014-03-31 | 2017-04-18 | Sandisk Technologies Llc | Conditional updates for reducing frequency of data modification operations |
US9390021B2 (en) | 2014-03-31 | 2016-07-12 | Sandisk Technologies Llc | Efficient cache utilization in a tiered data structure |
US9697267B2 (en) | 2014-04-03 | 2017-07-04 | Sandisk Technologies Llc | Methods and systems for performing efficient snapshots in tiered data structures |
TWI551058B (en) * | 2014-05-09 | 2016-09-21 | 衡宇科技股份有限公司 | Decoder and decoding method thereof for min-sum algorithm of low density parity-check code |
US10656840B2 (en) | 2014-05-30 | 2020-05-19 | Sandisk Technologies Llc | Real-time I/O pattern recognition to enhance performance and endurance of a storage device |
US9645749B2 (en) | 2014-05-30 | 2017-05-09 | Sandisk Technologies Llc | Method and system for recharacterizing the storage density of a memory device or a portion thereof |
US8891303B1 (en) | 2014-05-30 | 2014-11-18 | Sandisk Technologies Inc. | Method and system for dynamic word line based configuration of a three-dimensional memory device |
US9070481B1 (en) | 2014-05-30 | 2015-06-30 | Sandisk Technologies Inc. | Internal current measurement for age measurements |
US9093160B1 (en) | 2014-05-30 | 2015-07-28 | Sandisk Technologies Inc. | Methods and systems for staggered memory operations |
US10656842B2 (en) | 2014-05-30 | 2020-05-19 | Sandisk Technologies Llc | Using history of I/O sizes and I/O sequences to trigger coalesced writes in a non-volatile storage device |
US10372613B2 (en) | 2014-05-30 | 2019-08-06 | Sandisk Technologies Llc | Using sub-region I/O history to cache repeatedly accessed sub-regions in a non-volatile storage device |
US10162748B2 (en) | 2014-05-30 | 2018-12-25 | Sandisk Technologies Llc | Prioritizing garbage collection and block allocation based on I/O history for logical address regions |
US10114557B2 (en) | 2014-05-30 | 2018-10-30 | Sandisk Technologies Llc | Identification of hot regions to enhance performance and endurance of a non-volatile storage device |
US9703491B2 (en) | 2014-05-30 | 2017-07-11 | Sandisk Technologies Llc | Using history of unaligned writes to cache data and avoid read-modify-writes in a non-volatile storage device |
US10146448B2 (en) | 2014-05-30 | 2018-12-04 | Sandisk Technologies Llc | Using history of I/O sequences to trigger cached read ahead in a non-volatile storage device |
US9652381B2 (en) | 2014-06-19 | 2017-05-16 | Sandisk Technologies Llc | Sub-block garbage collection |
US9768808B2 (en) | 2015-04-08 | 2017-09-19 | Sandisk Technologies Llc | Method for modifying device-specific variable error correction settings |
US9639282B2 (en) | 2015-05-20 | 2017-05-02 | Sandisk Technologies Llc | Variable bit encoding per NAND flash cell to improve device endurance and extend life of flash-based storage devices |
US9864525B2 (en) | 2015-05-20 | 2018-01-09 | Sandisk Technologies Llc | Variable bit encoding per NAND flash cell to extend life of flash-based storage devices and preserve over-provisioning |
US9891844B2 (en) | 2015-05-20 | 2018-02-13 | Sandisk Technologies Llc | Variable bit encoding per NAND flash cell to improve device endurance and extend life of flash-based storage devices |
US10013179B2 (en) | 2015-12-03 | 2018-07-03 | Sandisk Technologies Llc | Reading logical groups of data from physical locations in memory using headers |
US9830084B2 (en) | 2015-12-03 | 2017-11-28 | Sandisk Technologies Llc | Writing logical groups of data to physical locations in memory using headers |
RU178755U1 (en) * | 2017-07-04 | 2018-04-18 | Федеральное государственное бюджетное образовательное учреждение высшего образования "Рязанский государственный радиотехнический университет" | LDPC CODE DECODING DEVICE |
RU2651222C1 (en) * | 2017-07-05 | 2018-04-18 | Федеральное государственное бюджетное образовательное учреждение высшего образования "Рязанский государственный радиотехнический университет" | Method for decoding ldpc codes and device for its implementation |
US11074128B2 (en) * | 2018-05-03 | 2021-07-27 | SK Hynix Inc. | Memory system with hybrid iterative decoding capability and method of operating such memory system |
US11356123B2 (en) | 2019-07-12 | 2022-06-07 | SK Hynix Inc. | Memory system with low-complexity decoding and method of operating such memory system |
Also Published As
Publication number | Publication date |
---|---|
KR101021465B1 (en) | 2011-03-15 |
US20070168833A1 (en) | 2007-07-19 |
KR20070045134A (en) | 2007-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8006161B2 (en) | Apparatus and method for receiving signal in a communication system using a low density parity check code | |
US8291284B2 (en) | Method and device for decoding LDPC codes and communication apparatus including such device | |
US7296216B2 (en) | Stopping and/or reducing oscillations in low density parity check (LDPC) decoding | |
US8291292B1 (en) | Optimizing error floor performance of finite-precision layered decoders of low-density parity-check (LDPC) codes | |
US8010869B2 (en) | Method and device for controlling the decoding of a LDPC encoded codeword, in particular for DVB-S2 LDPC encoded codewords | |
US7743312B2 (en) | Method for puncturing low density parity check code | |
US7590914B2 (en) | Decoding apparatus for low-density parity-check codes using sequential decoding, and method thereof | |
US7500172B2 (en) | AMP (accelerated message passing) decoder adapted for LDPC (low density parity check) codes | |
US7389464B2 (en) | Apparatus and method for encoding and decoding a space-time low density parity check code with full diversity gain | |
US8533556B2 (en) | Apparatus and method for channel encoding and decoding in communication system using low-density parity-check codes | |
US20040243917A1 (en) | Apparatus and method for decoding a low density parity check code in a communication system | |
US11171667B2 (en) | Apparatus and method for decoding of low-density parity check codes in wireless communication system | |
US10623139B2 (en) | Method and apparatus for channel encoding and decoding in communication or broadcasting system | |
Oh et al. | Performance of quantized min-sum decoding algorithms for irregular LDPC codes | |
US11502781B2 (en) | Method and apparatus for channel encoding and decoding in communication or broadcasting system | |
KR102635444B1 (en) | Decoder, operating method thereof and memory system including the decoder for decoding non-binary low-density parity check code | |
Pathak et al. | Performance analysis of low-density parity check codes for 5G technology | |
GB2431833A (en) | Decoding low-density parity-check codes using subsets of bit node messages and check node messages | |
Shaghaghi et al. | Combined normalized and offset min-sum decoding over partial response channels | |
Zhang et al. | Low-complexity dynamic single-minimum min-sum algorithm and hardware implementation for LDPC codes | |
Lin et al. | Bit-Level Informed Dynamic Scheduling for Decoding Non-binary LDPC Codes | |
Ovchinnikov et al. | Hybrid Decoding of LDPC Codes in Discrete Communication Channels | |
Torshizi et al. | A new hybrid decoding algorithm based on multi-dimensional searching for regular LDPC codes in finite geometries | |
Cochachin et al. | Optimal Decoding of Array Code | |
Nidagundi et al. | High throughput structured LDPC layered decoder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LESTABLE, THIERRY;PARK, SUNG-EUN;REEL/FRAME:018824/0050 Effective date: 20070109 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |