US20190080738A1 - Spin orbit torque magnetoresistive random access memory containing composite spin hall effect layer including beta phase tungsten - Google Patents
Spin orbit torque magnetoresistive random access memory containing composite spin hall effect layer including beta phase tungsten Download PDFInfo
- Publication number
- US20190080738A1 US20190080738A1 US15/701,761 US201715701761A US2019080738A1 US 20190080738 A1 US20190080738 A1 US 20190080738A1 US 201715701761 A US201715701761 A US 201715701761A US 2019080738 A1 US2019080738 A1 US 2019080738A1
- Authority
- US
- United States
- Prior art keywords
- layer
- nonmagnetic
- hall effect
- mram cell
- sot mram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1673—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/18—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using Hall-effect devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/36—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using diodes, e.g. as threshold elements, i.e. diodes assuming a stable ON-stage when driven above their threshold (S- or N-characteristic)
- G11C11/38—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using diodes, e.g. as threshold elements, i.e. diodes assuming a stable ON-stage when driven above their threshold (S- or N-characteristic) using tunnel diodes
-
- H01L43/04—
-
- H01L43/06—
-
- H01L43/08—
-
- H01L43/10—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/10—Magnetoresistive devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
- H10N50/85—Materials of the active region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N52/00—Hall-effect devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N52/00—Hall-effect devices
- H10N52/80—Constructional details
Definitions
- the present disclosure relates generally to the field of magnetic storage elements, and particularly to spin orbit torque (SOT) magnetoresistive memory cells.
- SOT spin orbit torque
- Magnetoresistive random access memory is a non-volatile random-access memory technology. Unlike conventional random access memory (RAM), data in MRAM devices are not stored as electric charge or current flows. Instead, data is stored by magnetic storage elements. MRAM devices include cells or elements having a magnetically hard layer (i.e., a “reference” layer) and a magnetically soft layer (i.e., the “free” layer). Writing to MRAM is performed by passing current through current leads that are formed on either side of each memory element in order to create a local induced magnetic field, which sets the direction of the soft layer magnetization. Significant problems arise when scaling these devices to high densities. Particularly, the currents required to generate sufficient field to switch the free layer become prohibitively large, and disturbances to neighboring cells or elements can occur during writing, which in turn may cause a neighboring cell to be erroneously written.
- STT MRAM devices are similar to conventional MRAM devices except that the write current paths pass through the magnetic layers of each memory element. The free layer is set via the spin transfer torque from the spin polarized current passing through the reference magnetic layer.
- Spin orbit torque (SOT) MRAM devices are similar to spin transfer torque (STT) MRAM devices except that the read and write paths are independent. Because the write current does not pass through the thin tunnel barrier layer, SOT MRAM devices can have better endurance. Recent designs for SOT MRAM devices are disclosed, for example, in U.S. Patent Application Publication No. 2017/0125078.
- a spin orbit torque magnetoresistive random access memory (SOT MRAM) cell includes a magnetic tunnel junction that contains a free layer having two bi-stable magnetization directions, a reference magnetic layer having a fixed magnetization direction, and a tunnel barrier layer located between the free layer and the reference layer, and a nonmagnetic spin Hall effect layer.
- the spin Hall effect layer may include an alternating stack of beta phase tungsten layers and noble metal nonmagnetic dusting layers.
- a hafnium layer may be located between the nonmagnetic spin Hall effect layer and the free layer.
- FIG. 1A illustrates a first exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIG. 1B illustrates an alternative embodiment of the first exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIG. 2 illustrates a second exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIG. 3A illustrates a third exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIG. 3B illustrates an alternative embodiment of the third exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIG. 4 illustrates a fourth exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIG. 5A illustrates a fifth exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIG. 5B illustrates an alternative embodiment of the fifth exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIG. 6 illustrates a sixth exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure.
- FIGS. 7A, 7B and 7C illustrate seventh, eighth and ninth exemplary structures including SOT-MRAM devices, respectively, according to embodiments of the present disclosure.
- FIGS. 8A, 8B and 8C illustrate alternative embodiments of the seventh, eighth and ninth exemplary structures including SOT-MRAM devices, respectively, according to embodiments of the present disclosure.
- FIG. 9A illustrates X-ray diffraction data from 2 ⁇ scans of three alternating stacks of tungsten layers and intervening layers according to an embodiment of the present disclosure.
- FIG. 9B is a plot of resistivity versus beta phase tungsten layer thickness which illustrates resistivity measurement data before and after anneal for alternating stacks of tungsten layers and dusting layers according to embodiments of the present disclosure.
- FIG. 10 is a plot which illustrates effective magnetization of a free layer as a function of a thickness of an intervening hafnium layer according to an embodiment of the present disclosure.
- FIGS. 11, 12 and 13 are plots which illustrate a dependence of ⁇ H/2 as a function of the frequency during a ferromagnetic resonance measurement according to embodiments of the present disclosure.
- the present disclosure is directed to spin orbit torque (SOT) magnetoresistive memory cells, a random access memory device employing the same, and methods of manufacturing the same, the various aspects of which are described below.
- SOT spin orbit torque
- the embodiments of the disclosure can be employed to form various semiconductor devices such as three-dimensional memory array devices comprising MRAM devices.
- the drawings are not drawn to scale. Multiple instances of an element may be duplicated where a single instance of the element is illustrated, unless absence of duplication of elements is expressly described or clearly indicated otherwise. Ordinals such as “first,” “second,” and “third” are employed merely to identify similar elements, and different ordinals may be employed across the specification and the claims of the instant disclosure.
- a “layer” refers to a material portion including a region having a thickness.
- a layer may extend over the entirety of an underlying or overlying structure, or may have an extent less than the extent of an underlying or overlying structure. Further, a layer may be a region of a homogeneous or inhomogeneous continuous structure that has a thickness less than the thickness of the continuous structure. For example, a layer may be located between any pair of horizontal planes between, or at, a top surface and a bottom surface of the continuous structure. A layer may extend horizontally, vertically, and/or along a tapered surface.
- a substrate may be a layer, may include one or more layers therein, and/or may have one or more layer thereupon, thereabove, and/or therebelow.
- a “layer stack” refers to a stack of layers.
- a “line” or a “line structure” refers to a layer that has a predominant direction of extension, i.e., having a direction along which the layer extends the most.
- the first exemplary SOT magnetoresistive memory cell 100 includes a layer stack, from bottom to top, of an optional antiferromagnetic (AFM) layer 202 , an optional ferromagnetic bias layer 206 , a nonmagnetic spin Hall effect layer (also known as a SOT layer) 204 , a free layer 104 , a tunnel barrier layer 106 (e.g., a MgO layer), a reference layer 108 , an antiparallel coupling layer 110 , and a hard magnet layer 112 .
- AFM antiferromagnetic
- SOT layer nonmagnetic spin Hall effect layer
- the SOT magnetoresistive memory cells is a three-terminal device including a first terminal 1 electrically connected to the hard magnet layer 112 , a second terminal 2 electrically connected to one end of the AFM layer 202 , and a third terminal 3 electrically connected to another end of the AFM layer 202 .
- the magnetization of the hard magnetic layer 112 maintains a fixed orientation perpendicular to the plane or parallel to the plane.
- the magnetization of the hard magnetic layer 112 may be an “up” direction or a “down” direction due to strong perpendicular magnetic anisotropy (PMA) in a first configuration illustrated in FIG. 1A .
- the magnetization of the hard magnetic layer 112 may be along a horizontal direction (i.e., parallel to the interface between the hard magnetic layer 112 and the antiparallel coupling layer 110 ) due to strong in-plane magnetic anisotropy (IMA) as illustrated in a second configuration illustrated in FIG. 1B .
- IMA in-plane magnetic anisotropy
- the magnetization of the reference layer 108 is coupled to the magnetization of the hard magnetic layer 112 via strong antiparallel coupling (AP) provided by the antiparallel coupling layer 110 .
- AP antiparallel coupling
- the magnetization of the reference layer 108 is antiparallel to the magnetization of the hard magnetic layer 112 .
- the reference layer 108 can have a “down” magnetization, and vice versa.
- the reference layer 108 can have a horizontal magnetization of the opposite direction.
- the antiparallel coupling layer 110 can include, for example, ruthenium.
- the free layer 104 (e.g., a CoFeB and/or CoFe layer) has primarily two bi-stable magnetization directions.
- the free layer 104 may a vertical easy axis of magnetization due to perpendicular magnetic anisotropy of sufficient strength, or may have a horizontal easy axis of magnetization due to in-plane magnetic anisotropy of sufficient strength.
- the magnetization of the free layer 104 is nominally kept along an easy axis of magnetization (such as the z-axis or the x-axis), but its direction can be switched between two states: parallel or antiparallel to the reference layer 108 , in response to the spin orbit torque (SOT) generated by passing a write current I WR through the nonmagnetic spin Hall effect layer 204 .
- the spin Hall effect is a transport phenomenon in a nonmagnetic conductor consisting of the generation of spin current flow in a direction perpendicular to the plane defined by electrical current direction and that of the spin polarization direction.
- the magnetization of the free layer 104 points in the upward z-direction in the parallel state, and points in the downward z-direction in the antiparallel state. If the magnetization of the reference layer 108 is in the positive x-axis direction, the magnetization of the free layer 104 points in the positive x-axis direction in the parallel state, and points in the negative x-axis direction in the antiparallel state.
- the two states of magnetization of the free layer 104 may correspond to logical states of 0 and 1.
- the layer stack of the reference layer 108 , the tunnel barrier layer 106 , and the free layer 104 constitutes a magnetic tunnel junction 101 .
- Various additional non-magnetic layers, such as tantalum, tungsten and/or ruthenium may be formed as part of the magnetic tunnel junction
- the nonmagnetic spin Hall effect layer 204 is positioned beneath the free layer 104 , and may be in contact with the free layer 104 .
- the spin Hall effect layer 204 includes a layer stack including multiple beta phase tungsten layers such that a significant volume fraction (such as more than 50%, more than 80%, and/or more than 90%) of beta phase tungsten is provided for electrical conduction of the write current I WR .
- the ferromagnetic bias layer 206 if present, is configured to provide a magnetic bias field on the free layer 104 to achieve deterministic switching.
- the ferromagnetic bias layer 206 is configured to provide an in-plane magnetic bias field to the free layer 104 via its stray field, primarily along the x-axis, in order to achieve deterministic switching of the magnetization of the free layer 104 .
- This can be achieved by partially milling the ferromagnetic bias layer 206 to a depth d, with respect to the spin Hall effect layer 204 .
- the milling depth d provides an additional variable for adjusting the strength of the stray magnetic field on the free layer 104 .
- the milling depth may be anywhere between 0 nm and t nm, where t is the thickness of the ferromagnetic bias layer 206 . Because the ferromagnetic bias layer 206 is configured to generate a magnetic bias field, it eliminates the need for permanent magnets (described with respect to FIGS. 7A-7C below), and simplifies the chip design for SOT-MRAM cells.
- the ferromagnetic bias layer 206 can be omitted in the second configuration illustrated in FIG. 1B in which the free layer 104 and the reference layer 108 have horizontal magnetization.
- the AFM layer 202 is configured to pin the magnetization direction of the ferromagnetic bias layer 206 in a pre-determined direction.
- the AFM layer 202 can pin the magnetization direction of the ferromagnetic bias layer along the x direction via exchange bias.
- the AFM layer 202 may be composed of an antiferromagnetic material.
- the AFM layer 202 may comprise IrMn.
- the AFM layer 202 can be omitted in the second configuration illustrated in FIG. 1B in which the free layer 104 and the reference layer 108 have horizontal magnetization.
- a read current I RD may flow between terminal 1 and terminal 3 through the tunnel junction 101 .
- a write current I WR may flow between terminal 2 and terminal 3 .
- a fraction of the write current I WR can flow up and into (and down and out of) the nonmagnetic spin Hall effect layer 204 when passing underneath to induce the transition of the magnetization of the free layer 104 .
- the write current does not flow through the tunnel junction 101 to terminal 1 .
- the read and write currents flow in different directions.
- the Joule heating due to the write current flow in the extended regions of AFM layer 202 between adjacent memory cells may be problematic when running a high current density through the ferromagnetic bias layer 206 .
- a patterned capping layer 210 may be deposited on the ferromagnetic bias layer 206 to cover most, if not all, of the ferromagnetic bias layer 206 in the extended regions between memory cells, getting as close as practical to the side walls of the nonmagnetic spin Hall effect layer 204 and the sidewalls of the ferromagnetic bias layer 206 .
- the capping layer 210 can include a high conductivity material such as gold, copper, or silver.
- Beta phase tungsten provides a spin Hall angle (SHA) of over 30%, and as such, is one of the most promising materials that provides spin Hall effect, under which pure spin current that switches the magnetization of the free layer is generated.
- the large spin Hall angle is a significant factor that lowers the switching current because the large spin Hall angle generates more spin current per the electrical current provided by a transistor to the nonmagnetic spin Hall effect layer 204 .
- beta phase tungsten suffers from thermal instability and thickness instability. For example, beta phase tungsten can easily transform (e.g., recrystallize) into alpha phase tungsten upon anneal. Further, beta phase tungsten can spontaneously transform into alpha phase tungsten when the layer thickness exceeds 20 nm under typical growth conditions.
- beta phase tungsten suffers from lack of process reproducibility due to target poisoning. While a high pressure, low power deposition process for beta phase tungsten is available, this process generates beta phase tungsten with high surface roughness in excess of 3.5 nm in root mean square roughness, rendering the deposited material properties inferior for thin film applications such as spin Hall layer for an SOT magnetoresistive cell.
- configurations for the combination of the beta phase tungsten layers and interface layer are provided, which are employed to reduce the various parameters that affect the critical switching current J c SOT .
- a nonmagnetic spin Hall effect layer 204 comprising an alternating stack of beta phase tungsten layers 10 and nonmagnetic dusting layers 20 (i.e., thin nonmagnetic layers) is provided.
- the nonmagnetic dusting layers 20 can comprise, or consist of noble metal layers, such as noble metals with fcc or hcp unit cell structures, for example, ruthenium, platinum, iridium, palladium, rhodium, rhenium, and/or osmium layers.
- An optional beta phase tungsten cap layer 12 can be formed on the alternating stack ( 10 , 20 ) between the alternating stack and the free layer 104 .
- the cap layer 12 can have a thickness in a range from 0.5 nm to 1 nm.
- the alternating stack ( 10 , 20 ) includes N periodic repetitions of a pair of a beta phase tungsten layer 10 and a nonmagnetic dusting layer 20 , and wherein N is an integer in a range from 5 to 30, such as 5 to 15, for example 8 to 10.
- each beta phase tungsten layer 10 can have a same first thickness
- each nonmagnetic dusting layer 20 can have a same second thickness.
- each beta phase tungsten layer 10 can have a thickness of not greater than 2 nm, for example not greater than 1.2 nm, such as 0.2 nm to 1.2 nm, including 0.5 nm to 1 nm to ensure that the tungsten material deposited in beta phase during the deposition process remaining in the beta phase.
- the thickness of the beta phase tungsten layers 10 in the stack may be the same, or different from each other.
- Each of the nonmagnetic dusting layers 20 can have a thickness in a range from 0.1 nm to 0.3 nm (such as from 0.2 nm to 0.25 nm).
- the ratio of a thickness of the beta phase tungsten layer 10 within each pair to the thickness of the nonmagnetic dusting layer 20 within the pair can be in a range from 3 to 6, such as 4 to 5 (i.e., a ratio of 1 nm thick tungsten layer to a 0.2 nm thick dusting layer is 5).
- beta phase tungsten tends to change out of the beta phase into the alpha phase as the film thickness increases.
- the nonmagnetic dusting layer 20 provides the function of stabilizing the beta phase of adjoining beta phase tungsten layers 10 .
- the thickness of the beta phase tungsten layers 10 does not exceed a critical thickness (such as 2 nm or another suitable thickness depending on process conditions) above which conversion to alpha phase can occur during subsequent thermal processing.
- thin nonmagnetic dusting layer 20 are preferred.
- excessively thin nonmagnetic dusting layer 20 does not effectively function as a dusting layer that preserves the beta phase of the adjoining beta phase tungsten layers 10 .
- the thickness range from 0.1 nm to 0.3 nm is a good compromise for the thickness of the nonmagnetic dusting layers 20 .
- the alternating stack ( 10 , 20 ) of the beta phase tungsten layers 10 and the nonmagnetic dusting layers 20 is thus stable against phase change during thermal processing steps that are employed after annealing and patterning the various SOT magnetoresistive memory cells of the present disclosure.
- a second exemplary spin orbit torque (SOT) magnetoresistive memory cell 200 is illustrated, which is derived from the first exemplary SOT magnetoresistive memory cell 100 illustrated in FIG. 1A by modifying the ferromagnetic bias layer 206 , the nonmagnetic spin Hall effect layer 204 , and the patterned capping layer 210 .
- SOT spin orbit torque
- the ferromagnetic bias layer 206 is formed with tapered edges 302 .
- the tapered edges 302 may be formed by adjusting the milling angle during patterning of the ferromagnetic bias layer 206 .
- the slope of the tapered edges 302 provides an additional parameter to tune the strength of the stray field from the ferromagnetic bias layer 206 to the free layer 104 .
- the nonmagnetic spin Hall effect layer 204 can also be formed with tapered edges 310 .
- the tapered edges 310 may be formed by adjusting the milling angle during patterning of the nonmagnetic spin Hall effect layer 204 .
- the slope of the tapered edges 310 provides an additional parameter to amplify the fraction of the write current that flows through the nonmagnetic spin Hall effect layer 204 by direct conduction through the interface of the nonmagnetic spin Hall effect layer 204 and the patterned capping layer 210 .
- the capping layer 210 can directly contact the portions of the top surface of the AFM layer 202 .
- the tapered edges 302 of the ferromagnetic bias layer 206 aids in allowing the capping layer 210 to be as close as possible to the nonmagnetic spin Hall effect layer 204 while preventing deposition (or re-deposition) on the side walls of the free layer 104 .
- FIGS. 3A and 3B configurations for a third exemplary spin orbit torque (SOT) magnetoresistive memory cell 300 according to an embodiment of the present disclosure are illustrated.
- the configurations for the third exemplary SOT magnetoresistive memory cell 300 can be derived from the configurations for the first exemplary SOT magnetoresistive memory cell 100 illustrated in FIGS. 1A and 1B by inserting a nonmagnetic spacer layer 40 and a hafnium layer 60 over the nonmagnetic spin Hall effect layer 204 .
- the nonmagnetic spacer layer 40 can be deposited directly on the top surface of the beta phase tungsten cap layer 12 (or on top of the alternating stack ( 10 , 20 ) if the cap layer 12 is omitted).
- the nonmagnetic spacer layer 40 is preferably a noble metal, and can consist essentially of ruthenium or platinum, and can have a thickness in a range from 0.1 nm to 0.4 nm.
- the hafnium layer 60 can be deposited directly on the top surface of the nonmagnetic spacer layer 40 .
- the hafnium layer 60 can consist essentially of hafnium, and can have a thickness in a range from 0.4 nm to 1.5 nm, such as from 0.5 nm to 1 nm.
- Insertion of the hafnium layer 60 between a beta phase tungsten layer (e.g., the beta phase tungsten cap layer 12 or the alternating stack ( 10 , 20 )) and the free layer 104 increases the effective (interfacial) perpendicular anisotropy field of the free layer 104 , thereby reducing the effective magnetization B S eff of the free layer 104 , and as a corollary, reducing the critical switching current.
- Direct contact between a beta phase tungsten layer and a hafnium layer can induce conversion of the beta phase tungsten material into another (e.g., alpha) phase of the tungsten material.
- the nonmagnetic spacer layer 40 functions as a spacer layer that prevents conversion of the beta phase tungsten cap layer 12 to alpha phase.
- the free layer 104 of the magnetic tunnel junction 101 can be formed directly on the hafnium layer 60 .
- the alternating stack of beta phase tungsten layers 10 and the dusting layers 20 of the memory cell 300 may be replaced by a single thicker beta phase tungsten layer.
- the spin Hall effect layer 204 may consist of a single beta phase tungsten layer, and the nonmagnetic spacer layer 40 and the hafnium layer 60 are formed over the beta phase tungsten nonmagnetic spin Hall effect layer 204 .
- only one of the alternating stack ( 10 , 20 ) or the hafnium layer 60 may be included in the memory cell 300 , or both of them can be included in the memory cell 300 in combination.
- a fourth exemplary spin orbit torque (SOT) magnetoresistive memory cell 400 is illustrated, which is derived from the second exemplary SOT magnetoresistive memory cell 200 illustrated in FIG. 2A by inserting a nonmagnetic spacer layer 40 and a hafnium layer 60 over the nonmagnetic spin Hall effect layer 204 .
- the nonmagnetic spacer layer 40 and the hafnium layer 60 can be the same as in the third exemplary SOT magnetoresistive memory cell 300 illustrated in FIGS. 3A and 3B , and provide the same benefits as in the third exemplary SOT magnetoresistive memory cell 300 .
- FIGS. 5A and 5B configurations for a fifth exemplary spin orbit torque (SOT) magnetoresistive memory cell 500 according to an embodiment of the present disclosure are illustrated.
- the configurations for the fifth exemplary SOT magnetoresistive memory cell 500 are derived from the configurations for the third exemplary SOT magnetoresistive memory cell 300 illustrated in FIGS. 3A and 3B by replacing the hafnium layer 60 with a layer stack including a first hafnium layer 61 , a hafnium oxide layer 55 , and a second hafnium layer 62 .
- the modification of the third exemplary spin orbit torque (SOT) magnetoresistive memory cell 300 into the fifth exemplary spin orbit torque (SOT) magnetoresistive memory cell 500 may be viewed as insertion of additional hafnium oxide layer 55 and second hafnium layer 62 between the hafnium layer 60 (which corresponds to the first hafnium layer 61 ) and the free layer 104 .
- the hafnium oxide layer 55 may be formed by oxidation of a surface portion of the first hafnium layer 61 .
- the hafnium oxide layer 55 in proximity to the free layer 104 can induce reduction of the damping constant ⁇ in the free layer 104 , thereby reducing the critical switching current for inducing a transition in the magnetization of the free layer 104 .
- oxidation of the free layer 104 is undesirable.
- the second hafnium oxide layer 62 can be interposed between the hafnium oxide layer 55 and the free layer 104 to prevent oxidation of the free layer 104 .
- the free layer 104 of the magnetic tunnel junction 101 can be formed over, and directly on, the second hafnium layer 62 .
- the first hafnium layer 61 can have a thickness in a range from 0.3 nm to 1 nm, such as 0.5 nm to 0.8 nm; the hafnium oxide layer 55 can have a thickness in a range from 0.1 nm to 0.5 nm; and the second hafnium layer 62 can have a thickness in a range from 0.3 nm to 1 nm, such as 0.5 to 0.8 nm.
- the alternating stack of beta phase tungsten layers 10 and the dusting layers 20 of the memory cell 500 may be replaced by a single thicker beta phase tungsten layer.
- the spin Hall effect layer 204 may consist of a single beta phase tungsten layer, and the nonmagnetic spacer layer 40 , the first hafnium layer 61 , the hafnium oxide layer 55 , and the second hafnium layer 62 are formed over the beta phase tungsten nonmagnetic spin Hall effect layer 204 .
- only one of the alternating stack ( 10 , 20 ) or the stack of layers ( 61 , 55 , 62 ) may be included in the memory cell 500 , or both of them can be included in the memory cell 500 in combination.
- a sixth exemplary spin orbit torque (SOT) magnetoresistive memory cell 600 is illustrated, which is derived from the fourth exemplary SOT magnetoresistive memory cell 400 illustrated in FIG. 4 by replacing the hafnium layer 60 with a layer stack including a first hafnium layer 61 , a hafnium oxide layer 55 , and a second hafnium layer 62 .
- the first hafnium layer 61 , the hafnium oxide layer 55 , and the second hafnium layer 62 can be the same as in the fifth exemplary SOT magnetoresistive memory cell 500 illustrated in FIG. 5 , and provide the same benefits as in the fifth exemplary SOT magnetoresistive memory cell 500 .
- a seventh exemplary spin orbit torque (SOT) magnetoresistive memory cell 700 is illustrated, which is derived from the first exemplary SOT magnetoresistive memory cell 100 illustrated in FIG. 1A by replacing the combination of layers 202 , 204 and 206 with any of the spin Hall effect layers (i.e., SOT layers) 204 described in the above embodiments.
- the AFM layer 202 and the ferromagnetic bias layer 206 can be omitted in this embodiment.
- the second terminal 2 and the third terminal 3 can be electrically connected directly to the spin Hall effect layer 204 rather than to the AFM layer 202 of the prior embodiments.
- Permanent magnets 120 can be positioned about the memory cell 700 to provide an additional magnetic bias field, H B .
- the spin orbit torque 118 exerts a torque on the initial magnetization of the free layer 104 so that the magnetization may change, for example, from a parallel state to an anti-parallel state.
- the free layer 104 and the reference layer 108 have perpendicular magnetic. anisotropy, and thus, vertical easy axis of magnetization.
- FIG. 8A an alternative embodiment of the seventh SOT magnetoresistive memory cell 700 is shown, which is derived from the seventh exemplary SOT magnetoresistive memory cell 700 illustrated in FIG. 7A where the free layer 104 and the reference layer 108 have in-plane magnetic anisotropy, and thus, in-plane easy axis of magnetization.
- the permanent magnets 120 are not necessary.
- an eighth exemplary spin orbit torque (SOT) magnetoresistive memory cell 800 is illustrated, which is derived from the seventh exemplary SOT magnetoresistive memory cell 700 illustrated in FIG. 7A by inserting a nonmagnetic spacer layer 40 and the hafnium layer 60 over the nonmagnetic spin Hall effect layer 204 .
- the nonmagnetic spacer layer 40 and the hafnium layer 60 can be the same as in the third exemplary SOT magnetoresistive memory cell 300 illustrated in FIG. 3A , and provide the same benefits as in the third exemplary SOT magnetoresistive memory cell 300 .
- the alternating stack of beta phase tungsten layers 10 and the dusting layers 20 of the memory cell 800 may be replaced by a single thicker beta phase tungsten layer.
- the spin Hall effect layer 204 may consist of a single beta phase tungsten layer, and the nonmagnetic spacer layer 40 and a hafnium layer 60 are formed over the beta phase tungsten nonmagnetic spin Hall effect layer 204 .
- only one of the alternating stack ( 10 , 20 ) or the hafnium layer 60 may be included in the memory cell 800 , or both of them can be included in the memory cell 800 in combination.
- the free layer 104 and the reference layer 108 have perpendicular magnetic anisotropy, and thus, vertical easy axis of magnetization.
- FIG. 8B an alternative embodiment of the eighth SOT magnetoresistive memory cell 800 is shown, which is derived from the eighth exemplary SOT magnetoresistive memory cell 800 illustrated in FIG. 7B where the free layer 104 and the reference layer 108 have in-plane magnetic anisotropy, and thus, in-plane easy axis of magnetization.
- the permanent magnets 120 are not necessary.
- a ninth exemplary spin orbit torque (SOT) magnetoresistive memory cell 900 is illustrated, which is derived from the eighth exemplary SOT magnetoresistive memory cell 800 illustrated in FIG. 7B by replacing the hafnium layer 60 with a layer stack including a first hafnium layer 61 , a hafnium oxide layer 55 , and a second hafnium layer 62 .
- the first hafnium layer 61 , the hafnium oxide layer 55 , and the second hafnium layer 62 can be the same as in the fifth exemplary SOT magnetoresistive memory cell 500 illustrated in FIG. 5A , and provide the same benefits as in the fifth exemplary SOT magnetoresistive memory cell 500 .
- the alternating stack of beta phase tungsten layers 10 and the dusting layers 20 of the memory cell 900 may be replaced by a single thicker beta phase tungsten layer.
- the spin Hall effect layer 204 may consist of a single beta phase tungsten layer, and the nonmagnetic spacer layer 40 , the first hafnium layer 61 , the hafnium oxide layer 55 , and the second hafnium layer 62 are formed over the beta phase tungsten nonmagnetic spin Hall effect layer 204 .
- the alternating stack ( 10 , 20 ) or the stack of layers ( 61 , 55 , 62 ) may be included in the memory cell 900 , or both of them can be included in the memory cell 900 in combination.
- the free layer 104 and the reference layer 108 have perpendicular magnetic anisotropy, and thus, vertical easy axis of magnetization.
- FIG. 8C an alternative embodiment of the ninth SOT magnetoresistive memory cell 900 is shown, which is derived from the ninth exemplary SOT magnetoresistive memory cell 900 illustrated in FIG. 7C in which the free layer 104 and the reference layer 108 have in-plane magnetic anisotropy, and thus, in-plane easy axis of magnetization.
- the permanent magnets 120 are not necessary.
- FIG. 9A illustrates X-ray diffraction data from 20 scans of three alternating stacks of tungsten layers 10 and intervening layers (i.e., nonmagnetic dusting layers) 20 covered by the cap layer 12 .
- Curve 710 represents the intensity of the scattered X-ray beam as a function of 2 ⁇ for a first sample including 10 repetitions of a 1 nm thick beta phase tungsten layer 10 and a 0.2 nm thick ruthenium dusting layer 20 , capped with a 1 nm thick beta phase tungsten layer 12 according to an embodiment of the present disclosure.
- Curve 720 represents the intensity of the scattered X-ray beam as a function of 2 ⁇ for a second sample including 10 repetitions of a 1 nm thick beta phase tungsten layer 10 and a 0.2 nm thick platinum dusting layer 20 , capped with a 1 nm thick beta phase tungsten layer 12 according to an embodiment of the present disclosure.
- Curve 730 represents the intensity of the scattered X-ray beam as a function of 2° for a third sample including 10 repetitions of a 1 nm thick beta phase tungsten layer and a 0.2 nm thick hafnium dusting layer, capped with a 1 nm thick beta phase tungsten layer, which was is employed as a reference sample.
- Beta phase peaks are clearly visible in curve 710 and curve 720 . In contrast, beta phase peaks are not visible in curve 730 . Only alpha phase tungsten peaks are visible in curve 730 .
- the comparison of the three 20 scans in FIG. 9A illustrate the effectiveness of the of the alternating stack ( 10 , 20 ) of beta phase tungsten layers 10 and noble metal nonmagnetic dusting layers 20 such as ruthenium or platinum, and also illustrates ineffectiveness of a base metal, such as hafnium as a dusting layer material in preserving the beta phase of the beta phase tungsten layers that are as thin as 1 nm.
- FIG. 9B illustrates resistivity measurement data before and after anneal for alternating stacks ( 10 , 20 ) of beta phase tungsten layers 10 and nonmagnetic dusting layers 20 including ruthenium or platinum according to an embodiment of the present disclosure.
- Beta phase tungsten has a higher resistivity than alpha phase tungsten.
- Curve 810 corresponds to a set of resistivity measurements after film deposition on first samples including ten repetitions of beta phase tungsten layers 10 of the thickness represented by the x-axis (which are 1 nm, 1.5 nm, and 2 nm, respectively) and 0.2 nm thick ruthenium dusting layers 20 , capped with a 1 nm thick beta phase tungsten cap layer.
- Curve 820 corresponds to a set of resistivity measurements on the first samples after a 5 hour anneal at 280 degrees Celsius.
- Curve 830 corresponds to a set of resistivity measurements after film deposition on second samples including ten repetitions of beta phase tungsten layers 10 of the thickness represented by the x-axis (which are 1 nm, 1.5 nm, and 2 nm, respectively) and 0.2 nm thick platinum dusting layers 20 , capped with a 1 nm thick beta phase tungsten cap layer.
- Curve 840 corresponds to a set of resistivity measurements on the second samples after a 5 hour anneal at 280 degrees Celsius.
- Such resistivity change in the samples in which the beta tungsten layer thickness is 1.5 nm or 2 nm are believed to reflect phase changes in the tungsten material from the beta phase into the alpha phase induced by the anneal.
- limiting the thickness of the beta phase tungsten layer 10 has the beneficial effect of preventing phase change of the beta phase tungsten material into alpha phase tungsten material under anneal conditions. It is believed that the thickness of the beta phase tungsten layers 10 that does not exceed 1.2 nm, such as 0.8 to 1 nm, provides suitable temperature stability for practical magnetoresistive memory device fabrication.
- FIG. 10 illustrates the effective magnetization B S eff of a free layer 104 as a function of the thickness of an intervening hafnium layer 60 according to an embodiment of the present disclosure.
- Curve 910 shows the effective out-of-plane magnetic stiffness B S eff of the free layer 104 for a sample including an alternating stack ( 10 , 20 ) including eight repetitions of a pair of a 1 nm thick beta phase tungsten layer 10 and a 2 nm thick ruthenium dusting layer 20 , capped with a 1 nm thick beta phase tungsten cap layer 12 , followed by a 0.2 nm thick ruthenium layer 40 and a hafnium layer 60 having the thickness corresponding to the x-coordinates (i.e., 0.6 nm, 0.8 nm, and 1 nm, respectively).
- Curve 920 shows the effective magnetization B S eff of the free layer 104 for a sample including an alternating stack ( 10 , 20 ) including eight repetitions of a pair of a 1 nm thick beta phase tungsten layer 10 and a 2 nm thick platinum dusting layer 20 , capped with a 1 nm thick beta phase tungsten cap layer 12 , followed by a 0.2 nm thick platinum layer 40 and a hafnium layer 60 having the thickness corresponding to the x-coordinates (i.e., 0.6 nm, 0.8 nm, and 1 nm, respectively).
- the value of B S eff of a free layer 104 decreases with the thickness of the hafnium layer 60 , illustrating the effectiveness of the hafnium layer in decreasing the critical switching current.
- FIGS. 11-13 illustrate the dependence of ⁇ H/2 as a function of the frequency during a ferromagnetic resonance measurement on first, second, and third exemplary films, respectively.
- the first exemplary film which is characterized in FIG. 11 , includes 8 repetitions of a unit including a 1 nm thick beta phase tungsten layer and a 0.2 nm thick ruthenium layer, and a 1 nm thick beta phase tungsten cap layer according to an embodiment of the present disclosure.
- the second exemplary film which is characterized in FIG.
- the third exemplary film which is characterized in FIG.
- the first sample of FIG. 11 represents the configuration of the first, second and seventh exemplary SOT magnetoresistive memory cells ( 100 , 200 , 700 ), the second sample of FIG.
- FIG. 12 represents the configuration of the third, fourth and eighth exemplary SOT magnetoresistive memory cells ( 300 , 400 , 800 ), and third sample represents the configuration of the fifth, sixth and ninth exemplary SOT magnetoresistive memory cells ( 500 , 600 , 900 ) of the present disclosure.
- the slope of the fit lines represents the damping constant ⁇ .
- the values for the damping constant ⁇ are 0.013, 0.0107, and 0.007 for the first, second, and third samples, respectively. While the damping constant ⁇ provides improvement over prior art devices, the reduction of the damping constant ⁇ in the second sample with respect to the damping constant ⁇ in the first sample represents additional improvement in reducing the critical switching current. In addition, the reduction of the damping constant ⁇ in the third sample with respect to the damping constant ⁇ in the second sample represents further improvement in reducing the critical switching current.
- the spin orbit torque memory cells of the present disclosure can be arranged in a randomly accessible configuration.
- a spin orbit torque magnetoresistive random access memory (SOT MRAM) cell is provided.
- the SOT MRAM can comprise: a magnetic tunnel junction 101 that includes a free layer 104 having primarily two bi-stable magnetization directions, a reference layer 108 having a fixed magnetization direction, and a tunnel barrier layer 106 positioned between the free layer 104 and the reference layer 108 .
- the SOT MRAM cell also contains a nonmagnetic spin Hall effect layer 204 .
- the spin Hall effect layer 204 comprises an alternating stack of beta phase tungsten layers 10 and noble metal nonmagnetic dusting layers 20 .
- a hafnium layer 60 or 61
- the free layer 104 is located between the tunnel barrier layer 106 and the nonmagnetic spin Hall effect layer 204 .
- the nonmagnetic dusting layers 20 comprise ruthenium layers or platinum layers and the tunnel barrier layer 106 comprises a MgO layer.
- each of the beta phase tungsten layers 10 has a thickness in a range from 0.2 nm to 1.2 nm; and each of the nonmagnetic dusting layers 20 has a thickness in a range from 0.1 nm to 0.3 nm.
- the alternating stack includes N periodic repetitions of a pair of a beta phase tungsten layer 10 and a nonmagnetic dusting layer 20 , and N is an integer in a range from 5 to 30.
- the ratio of the thickness of the beta phase tungsten layer 10 within the pair to the thickness of the nonmagnetic dusting layer 20 within the pair is in a range from 3 to 6 .
- the SOT MRAM cell can further comprise a first hafnium layer ( 60 or 61 ) located between the nonmagnetic spin Hall effect layer 204 and the free layer 104 of the magnetic tunnel junction 101 .
- the SOT MRAM cell further comprises a nonmagnetic spacer layer 40 located between the first hafnium layer ( 60 or 61 ) and the nonmagnetic spin Hall effect layer 204 . The nonmagnetic spacer layer 40 may contact the first hafnium layer ( 60 or 61 ).
- the first hafnium layer ( 60 or 61 ) has a thickness in a range from 0.4 nm to 1.5 nm
- the nonmagnetic spacer layer 40 has a thickness in a range from 0.1 nm to 0.4 nm.
- the SOT MRAM cell further comprises a hafnium oxide layer 55 located between the first hafnium layer 61 and the free layer 104 of the magnetic tunnel junction 101 .
- the SOT MRAM cell further comprises a second hafnium layer 62 located between the hafnium oxide layer 55 and the free layer 104 of the magnetic tunnel junction 101 .
- the first hafnium layer 61 has a thickness in a range from 0.3 nm to 1 nm; the hafnium oxide layer 55 has a thickness in a range from 0.1 nm to 0.5 nm; and the second hafnium layer 62 has a thickness in a range from 0.3 nm to 1 nm.
- each of the SOT MRAM cells is a three terminal device comprising a first terminal 1 electrically connected to a hard magnet layer 112 positioned on the reference layer side 108 of the magnetic tunnel junction 101 , a second terminal 2 directly or indirectly electrically connected to a first end of the nonmagnetic spin Hall effect layer 204 , and a third terminal 3 directly or indirectly electrically connected to a second end of the nonmagnetic spin Hall effect layer 204 .
- the SOT MRAM cell is configured to generate a read current that flows between the first terminal 1 and the third terminal 3 through tunnel junction 101 during a sensing operation.
- the SOT MRAM cell is also configured to generate a write current that flows between the second terminal 2 and the third terminal 3 during a programming operation, such that the write current does not flow through the tunnel junction 101 , and such that the read and write currents flow in different directions during the respective sensing and programming operations.
- the SOT MRAM cell ( 100 , 200 , 300 , 400 , 500 , 600 ) further comprises a ferromagnetic bias layer 206 configured to provide spin orbit torque via anomalous Hall effect and to provide a magnetic bias field on the free layer 104 to achieve deterministic switching and an antiferromagnetic (AFM) layer 202 positioned adjacent to the ferromagnetic bias layer 206 and configured to pin a magnetization direction of the ferromagnetic bias layer 206 in a pre-determined direction.
- AFM antiferromagnetic
- the second terminal 2 is electrically connected to the first end of the AFM layer 202 and the third terminal 3 is electrically connected to a second end of the AFM layer 202 , such that the second and the third terminals ( 2 , 3 ) are indirectly electrically connected to the respective first and second ends of the nonmagnetic spin Hall effect layer 204 .
- the SOT MRAM cell ( 700 , 800 , 900 ) includes at least one permanent magnet 120 located adjacent to the tunnel junction 101 , and layers 202 and 206 are omitted.
- the second and the third terminals ( 2 , 3 ) are directly electrically connected to the respective first and second ends of the nonmagnetic spin Hall effect layer 204 .
- the various SOT MRAM cells of the present disclosure provides non-limiting advantages through the alternating stacks of the nonmagnetic spin Hall effect layer 204 and/or the intervening layers between the nonmagnetic spin Hall effect layer 204 and the free layer 104 .
- the laminated multilayer structure with tight control of thickness ratios between the beta phase tungsten layers 10 and the nonmagnetic dusting layers 20 ensures thermally stable beta phase tungsten material with high spin Hall angle, which is three times as high as the spin Hall angle of platinum. Insertion of the hafnium layer between the nonmagnetic spin Hall effect layer 204 and the free layer 104 increases interfacial perpendicular anisotropy, and thus, reduces the out-of-plane stiffness field.
- the reduction can be on the order of about 28%.
- the damping constant ⁇ can be reduced by insertion of a hafnium oxide layer 55 .
- a damping constant ⁇ of 0.0070 is about 25% of the lowest damping constant of a prior art device employing platinum for a nonmagnetic spin Hall effect layer 204 . It is believed that the combination of the various features of the present disclosure can provide a critical switching current that is only 20% of the critical switching current of a prior art SOT memory cell employing platinum spin Hall effect layer 204 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Hall/Mr Elements (AREA)
- Mram Or Spin Memory Techniques (AREA)
Abstract
Description
- The present disclosure relates generally to the field of magnetic storage elements, and particularly to spin orbit torque (SOT) magnetoresistive memory cells.
- Magnetoresistive random access memory (MRAM) is a non-volatile random-access memory technology. Unlike conventional random access memory (RAM), data in MRAM devices are not stored as electric charge or current flows. Instead, data is stored by magnetic storage elements. MRAM devices include cells or elements having a magnetically hard layer (i.e., a “reference” layer) and a magnetically soft layer (i.e., the “free” layer). Writing to MRAM is performed by passing current through current leads that are formed on either side of each memory element in order to create a local induced magnetic field, which sets the direction of the soft layer magnetization. Significant problems arise when scaling these devices to high densities. Particularly, the currents required to generate sufficient field to switch the free layer become prohibitively large, and disturbances to neighboring cells or elements can occur during writing, which in turn may cause a neighboring cell to be erroneously written.
- Spin transfer torque (STT) MRAM devices are similar to conventional MRAM devices except that the write current paths pass through the magnetic layers of each memory element. The free layer is set via the spin transfer torque from the spin polarized current passing through the reference magnetic layer. Spin orbit torque (SOT) MRAM devices are similar to spin transfer torque (STT) MRAM devices except that the read and write paths are independent. Because the write current does not pass through the thin tunnel barrier layer, SOT MRAM devices can have better endurance. Recent designs for SOT MRAM devices are disclosed, for example, in U.S. Patent Application Publication No. 2017/0125078.
- According to an aspect of the present disclosure, a spin orbit torque magnetoresistive random access memory (SOT MRAM) cell includes a magnetic tunnel junction that contains a free layer having two bi-stable magnetization directions, a reference magnetic layer having a fixed magnetization direction, and a tunnel barrier layer located between the free layer and the reference layer, and a nonmagnetic spin Hall effect layer. In one embodiment, the spin Hall effect layer may include an alternating stack of beta phase tungsten layers and noble metal nonmagnetic dusting layers. In another embodiment, a hafnium layer may be located between the nonmagnetic spin Hall effect layer and the free layer.
-
FIG. 1A illustrates a first exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIG. 1B illustrates an alternative embodiment of the first exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIG. 2 illustrates a second exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIG. 3A illustrates a third exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIG. 3B illustrates an alternative embodiment of the third exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIG. 4 illustrates a fourth exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIG. 5A illustrates a fifth exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIG. 5B illustrates an alternative embodiment of the fifth exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIG. 6 illustrates a sixth exemplary structure including an SOT-MRAM device according to an embodiment of the present disclosure. -
FIGS. 7A, 7B and 7C illustrate seventh, eighth and ninth exemplary structures including SOT-MRAM devices, respectively, according to embodiments of the present disclosure. -
FIGS. 8A, 8B and 8C illustrate alternative embodiments of the seventh, eighth and ninth exemplary structures including SOT-MRAM devices, respectively, according to embodiments of the present disclosure. -
FIG. 9A illustrates X-ray diffraction data from 2θ scans of three alternating stacks of tungsten layers and intervening layers according to an embodiment of the present disclosure. -
FIG. 9B is a plot of resistivity versus beta phase tungsten layer thickness which illustrates resistivity measurement data before and after anneal for alternating stacks of tungsten layers and dusting layers according to embodiments of the present disclosure. -
FIG. 10 is a plot which illustrates effective magnetization of a free layer as a function of a thickness of an intervening hafnium layer according to an embodiment of the present disclosure. -
FIGS. 11, 12 and 13 are plots which illustrate a dependence of γΔH/2 as a function of the frequency during a ferromagnetic resonance measurement according to embodiments of the present disclosure. - As discussed above, the present disclosure is directed to spin orbit torque (SOT) magnetoresistive memory cells, a random access memory device employing the same, and methods of manufacturing the same, the various aspects of which are described below. The embodiments of the disclosure can be employed to form various semiconductor devices such as three-dimensional memory array devices comprising MRAM devices. The drawings are not drawn to scale. Multiple instances of an element may be duplicated where a single instance of the element is illustrated, unless absence of duplication of elements is expressly described or clearly indicated otherwise. Ordinals such as “first,” “second,” and “third” are employed merely to identify similar elements, and different ordinals may be employed across the specification and the claims of the instant disclosure.
- As used herein, a “layer” refers to a material portion including a region having a thickness. A layer may extend over the entirety of an underlying or overlying structure, or may have an extent less than the extent of an underlying or overlying structure. Further, a layer may be a region of a homogeneous or inhomogeneous continuous structure that has a thickness less than the thickness of the continuous structure. For example, a layer may be located between any pair of horizontal planes between, or at, a top surface and a bottom surface of the continuous structure. A layer may extend horizontally, vertically, and/or along a tapered surface. A substrate may be a layer, may include one or more layers therein, and/or may have one or more layer thereupon, thereabove, and/or therebelow.
- As used herein, a “layer stack” refers to a stack of layers. As used herein, a “line” or a “line structure” refers to a layer that has a predominant direction of extension, i.e., having a direction along which the layer extends the most.
- Referring to
FIGS. 1A and 1B , embodiments of a first exemplary spin orbit torque (SOT)magnetoresistive memory cell 100 according to an embodiment of the present disclosure are illustrated. The first exemplary SOTmagnetoresistive memory cell 100 includes a layer stack, from bottom to top, of an optional antiferromagnetic (AFM)layer 202, an optionalferromagnetic bias layer 206, a nonmagnetic spin Hall effect layer (also known as a SOT layer) 204, afree layer 104, a tunnel barrier layer 106 (e.g., a MgO layer), areference layer 108, anantiparallel coupling layer 110, and ahard magnet layer 112. The SOT magnetoresistive memory cells is a three-terminal device including afirst terminal 1 electrically connected to thehard magnet layer 112, asecond terminal 2 electrically connected to one end of theAFM layer 202, and athird terminal 3 electrically connected to another end of theAFM layer 202. - The magnetization of the hard
magnetic layer 112 maintains a fixed orientation perpendicular to the plane or parallel to the plane. In one embodiment, the magnetization of the hardmagnetic layer 112 may be an “up” direction or a “down” direction due to strong perpendicular magnetic anisotropy (PMA) in a first configuration illustrated inFIG. 1A . In another embodiment, the magnetization of the hardmagnetic layer 112 may be along a horizontal direction (i.e., parallel to the interface between the hardmagnetic layer 112 and the antiparallel coupling layer 110) due to strong in-plane magnetic anisotropy (IMA) as illustrated in a second configuration illustrated inFIG. 1B . The magnetization of thereference layer 108 is coupled to the magnetization of the hardmagnetic layer 112 via strong antiparallel coupling (AP) provided by theantiparallel coupling layer 110. Thus, the magnetization of thereference layer 108 is antiparallel to the magnetization of the hardmagnetic layer 112. For example, if the hardmagnetic layer 112 has an “up” magnetization, thereference layer 108 can have a “down” magnetization, and vice versa. If the hardmagnetic layer 112 has a horizontal magnetization, thereference layer 108 can have a horizontal magnetization of the opposite direction. Theantiparallel coupling layer 110 can include, for example, ruthenium. - The free layer 104 (e.g., a CoFeB and/or CoFe layer) has primarily two bi-stable magnetization directions. The
free layer 104 may a vertical easy axis of magnetization due to perpendicular magnetic anisotropy of sufficient strength, or may have a horizontal easy axis of magnetization due to in-plane magnetic anisotropy of sufficient strength. The magnetization of thefree layer 104 is nominally kept along an easy axis of magnetization (such as the z-axis or the x-axis), but its direction can be switched between two states: parallel or antiparallel to thereference layer 108, in response to the spin orbit torque (SOT) generated by passing a write current IWR through the nonmagnetic spinHall effect layer 204. The spin Hall effect is a transport phenomenon in a nonmagnetic conductor consisting of the generation of spin current flow in a direction perpendicular to the plane defined by electrical current direction and that of the spin polarization direction. In an illustrative case, if the magnetization of thereference layer 108 is in the “up” direction, the magnetization of thefree layer 104 points in the upward z-direction in the parallel state, and points in the downward z-direction in the antiparallel state. If the magnetization of thereference layer 108 is in the positive x-axis direction, the magnetization of thefree layer 104 points in the positive x-axis direction in the parallel state, and points in the negative x-axis direction in the antiparallel state. The two states of magnetization of thefree layer 104 may correspond to logical states of 0 and 1. The layer stack of thereference layer 108, thetunnel barrier layer 106, and thefree layer 104 constitutes amagnetic tunnel junction 101. Various additional non-magnetic layers, such as tantalum, tungsten and/or ruthenium may be formed as part of the magnetic tunnel junction - The nonmagnetic spin
Hall effect layer 204 is positioned beneath thefree layer 104, and may be in contact with thefree layer 104. According to an embodiment of the present disclosure, the spinHall effect layer 204 includes a layer stack including multiple beta phase tungsten layers such that a significant volume fraction (such as more than 50%, more than 80%, and/or more than 90%) of beta phase tungsten is provided for electrical conduction of the write current IWR. - The
ferromagnetic bias layer 206, if present, is configured to provide a magnetic bias field on thefree layer 104 to achieve deterministic switching. In the first configuration ofFIG. 1A , theferromagnetic bias layer 206 is configured to provide an in-plane magnetic bias field to thefree layer 104 via its stray field, primarily along the x-axis, in order to achieve deterministic switching of the magnetization of thefree layer 104. This can be achieved by partially milling theferromagnetic bias layer 206 to a depth d, with respect to the spinHall effect layer 204. The milling depth d, provides an additional variable for adjusting the strength of the stray magnetic field on thefree layer 104. The milling depth may be anywhere between 0 nm and t nm, where t is the thickness of theferromagnetic bias layer 206. Because theferromagnetic bias layer 206 is configured to generate a magnetic bias field, it eliminates the need for permanent magnets (described with respect toFIGS. 7A-7C below), and simplifies the chip design for SOT-MRAM cells. Theferromagnetic bias layer 206 can be omitted in the second configuration illustrated inFIG. 1B in which thefree layer 104 and thereference layer 108 have horizontal magnetization. - The
AFM layer 202, if present, is configured to pin the magnetization direction of theferromagnetic bias layer 206 in a pre-determined direction. For example, theAFM layer 202 can pin the magnetization direction of the ferromagnetic bias layer along the x direction via exchange bias. In one embodiment, theAFM layer 202 may be composed of an antiferromagnetic material. For example, theAFM layer 202 may comprise IrMn. TheAFM layer 202 can be omitted in the second configuration illustrated inFIG. 1B in which thefree layer 104 and thereference layer 108 have horizontal magnetization. - During sensing (i.e., reading) operation, a read current IRD may flow between
terminal 1 andterminal 3 through thetunnel junction 101. During a programming (i.e., writing) operation, a write current IWR may flow betweenterminal 2 andterminal 3. A fraction of the write current IWR can flow up and into (and down and out of) the nonmagnetic spinHall effect layer 204 when passing underneath to induce the transition of the magnetization of thefree layer 104. The write current does not flow through thetunnel junction 101 toterminal 1. Thus, the read and write currents flow in different directions. - In the first configuration of
FIG. 1A , due to the relatively high resistivity of most materials for the AFM layer 202 (such as IrMn), the Joule heating due to the write current flow in the extended regions ofAFM layer 202 between adjacent memory cells may be problematic when running a high current density through theferromagnetic bias layer 206. Additionally, it is desired that as large a fraction as possible of the write current flow through the nonmagnetic spinHall effect layer 204 to maximize the switching current through thetunnel barrier layer 106. Apatterned capping layer 210 may be deposited on theferromagnetic bias layer 206 to cover most, if not all, of theferromagnetic bias layer 206 in the extended regions between memory cells, getting as close as practical to the side walls of the nonmagnetic spinHall effect layer 204 and the sidewalls of theferromagnetic bias layer 206. Thecapping layer 210 can include a high conductivity material such as gold, copper, or silver. - Beta phase tungsten provides a spin Hall angle (SHA) of over 30%, and as such, is one of the most promising materials that provides spin Hall effect, under which pure spin current that switches the magnetization of the free layer is generated. The large spin Hall angle is a significant factor that lowers the switching current because the large spin Hall angle generates more spin current per the electrical current provided by a transistor to the nonmagnetic spin
Hall effect layer 204. However, beta phase tungsten suffers from thermal instability and thickness instability. For example, beta phase tungsten can easily transform (e.g., recrystallize) into alpha phase tungsten upon anneal. Further, beta phase tungsten can spontaneously transform into alpha phase tungsten when the layer thickness exceeds 20 nm under typical growth conditions. In addition, reactive sputtering of tungsten suffers from lack of process reproducibility due to target poisoning. While a high pressure, low power deposition process for beta phase tungsten is available, this process generates beta phase tungsten with high surface roughness in excess of 3.5 nm in root mean square roughness, rendering the deposited material properties inferior for thin film applications such as spin Hall layer for an SOT magnetoresistive cell. - The critical switching current Jc SOT that is needed to induce change of magnetization in the
free layer 104 has the following relationship: Jc SOT∝MstFLαBS eff, in which Ms is the saturation magnetization of thefree layer 104, tFL is the thickness of thefree layer 104, α is a damping constant, and BS eff is given by: BS eff=4πMs−Hk⊥, in which Hk⊥ is the effective (interfacial) perpendicular anisotropy field of thefree layer 104. According to an aspect of the present disclosure, configurations for the combination of the beta phase tungsten layers and interface layer are provided, which are employed to reduce the various parameters that affect the critical switching current Jc SOT. - According to an aspect of the present disclosure, a nonmagnetic spin
Hall effect layer 204 comprising an alternating stack of beta phase tungsten layers 10 and nonmagnetic dusting layers 20 (i.e., thin nonmagnetic layers) is provided. In one embodiment, the nonmagnetic dusting layers 20 can comprise, or consist of noble metal layers, such as noble metals with fcc or hcp unit cell structures, for example, ruthenium, platinum, iridium, palladium, rhodium, rhenium, and/or osmium layers. An optional beta phasetungsten cap layer 12 can be formed on the alternating stack (10, 20) between the alternating stack and thefree layer 104. Thecap layer 12 can have a thickness in a range from 0.5 nm to 1 nm. - In one embodiment, the alternating stack (10, 20) includes N periodic repetitions of a pair of a beta
phase tungsten layer 10 and anonmagnetic dusting layer 20, and wherein N is an integer in a range from 5 to 30, such as 5 to 15, for example 8 to 10. In this case, each betaphase tungsten layer 10 can have a same first thickness, and each nonmagnetic dustinglayer 20 can have a same second thickness. - In one embodiment, each beta
phase tungsten layer 10 can have a thickness of not greater than 2 nm, for example not greater than 1.2 nm, such as 0.2 nm to 1.2 nm, including 0.5 nm to 1 nm to ensure that the tungsten material deposited in beta phase during the deposition process remaining in the beta phase. The thickness of the beta phase tungsten layers 10 in the stack may be the same, or different from each other. Each of the nonmagnetic dusting layers 20 can have a thickness in a range from 0.1 nm to 0.3 nm (such as from 0.2 nm to 0.25 nm). Alternatively or additionally, the ratio of a thickness of the betaphase tungsten layer 10 within each pair to the thickness of thenonmagnetic dusting layer 20 within the pair can be in a range from 3 to 6, such as 4 to 5 (i.e., a ratio of 1 nm thick tungsten layer to a 0.2 nm thick dusting layer is 5). - As discussed above, beta phase tungsten tends to change out of the beta phase into the alpha phase as the film thickness increases. The laminated multilayer structure of the alternating stack (10, 20) with the nonmagnetic dusting layers 20 of noble metal, such as ruthenium or platinum, breaks the physical continuity of the beta
phase tungsten material 10 along the z-direction perpendicular to the interfaces within the alternating stack (10, 20). Thenonmagnetic dusting layer 20 provides the function of stabilizing the beta phase of adjoining beta phase tungsten layers 10. The thickness of the beta phase tungsten layers 10 does not exceed a critical thickness (such as 2 nm or another suitable thickness depending on process conditions) above which conversion to alpha phase can occur during subsequent thermal processing. In order to maximize the volume of the beta phase tungsten material, thinnonmagnetic dusting layer 20 are preferred. However, excessively thinnonmagnetic dusting layer 20 does not effectively function as a dusting layer that preserves the beta phase of the adjoining beta phase tungsten layers 10. Thus, the thickness range from 0.1 nm to 0.3 nm is a good compromise for the thickness of the nonmagnetic dusting layers 20. The alternating stack (10, 20) of the beta phase tungsten layers 10 and the nonmagnetic dusting layers 20 is thus stable against phase change during thermal processing steps that are employed after annealing and patterning the various SOT magnetoresistive memory cells of the present disclosure. - Referring to
FIG. 2 , a second exemplary spin orbit torque (SOT)magnetoresistive memory cell 200 according to an embodiment of the present disclosure is illustrated, which is derived from the first exemplary SOTmagnetoresistive memory cell 100 illustrated inFIG. 1A by modifying theferromagnetic bias layer 206, the nonmagnetic spinHall effect layer 204, and thepatterned capping layer 210. - Specifically, the
ferromagnetic bias layer 206 is formed with taperededges 302. The tapered edges 302 may be formed by adjusting the milling angle during patterning of theferromagnetic bias layer 206. The slope of the taperededges 302 provides an additional parameter to tune the strength of the stray field from theferromagnetic bias layer 206 to thefree layer 104. - The nonmagnetic spin
Hall effect layer 204 can also be formed with taperededges 310. The tapered edges 310 may be formed by adjusting the milling angle during patterning of the nonmagnetic spinHall effect layer 204. The slope of the taperededges 310 provides an additional parameter to amplify the fraction of the write current that flows through the nonmagnetic spinHall effect layer 204 by direct conduction through the interface of the nonmagnetic spinHall effect layer 204 and thepatterned capping layer 210. - The
capping layer 210 can directly contact the portions of the top surface of theAFM layer 202. The taperededges 302 of theferromagnetic bias layer 206 aids in allowing thecapping layer 210 to be as close as possible to the nonmagnetic spinHall effect layer 204 while preventing deposition (or re-deposition) on the side walls of thefree layer 104. - Referring to
FIGS. 3A and 3B , configurations for a third exemplary spin orbit torque (SOT)magnetoresistive memory cell 300 according to an embodiment of the present disclosure are illustrated. The configurations for the third exemplary SOTmagnetoresistive memory cell 300 can be derived from the configurations for the first exemplary SOTmagnetoresistive memory cell 100 illustrated inFIGS. 1A and 1B by inserting anonmagnetic spacer layer 40 and ahafnium layer 60 over the nonmagnetic spinHall effect layer 204. - For example, the
nonmagnetic spacer layer 40 can be deposited directly on the top surface of the beta phase tungsten cap layer 12 (or on top of the alternating stack (10, 20) if thecap layer 12 is omitted). Thenonmagnetic spacer layer 40 is preferably a noble metal, and can consist essentially of ruthenium or platinum, and can have a thickness in a range from 0.1 nm to 0.4 nm. Thehafnium layer 60 can be deposited directly on the top surface of thenonmagnetic spacer layer 40. Thehafnium layer 60 can consist essentially of hafnium, and can have a thickness in a range from 0.4 nm to 1.5 nm, such as from 0.5 nm to 1 nm. - Insertion of the
hafnium layer 60 between a beta phase tungsten layer (e.g., the beta phasetungsten cap layer 12 or the alternating stack (10, 20)) and thefree layer 104 increases the effective (interfacial) perpendicular anisotropy field of thefree layer 104, thereby reducing the effective magnetization BS eff of thefree layer 104, and as a corollary, reducing the critical switching current. Direct contact between a beta phase tungsten layer and a hafnium layer can induce conversion of the beta phase tungsten material into another (e.g., alpha) phase of the tungsten material. Thenonmagnetic spacer layer 40 functions as a spacer layer that prevents conversion of the beta phasetungsten cap layer 12 to alpha phase. In one embodiment, thefree layer 104 of themagnetic tunnel junction 101 can be formed directly on thehafnium layer 60. - In an alternative embodiment, the alternating stack of beta phase tungsten layers 10 and the dusting
layers 20 of thememory cell 300 may be replaced by a single thicker beta phase tungsten layer. In this embodiment, the spinHall effect layer 204 may consist of a single beta phase tungsten layer, and thenonmagnetic spacer layer 40 and thehafnium layer 60 are formed over the beta phase tungsten nonmagnetic spinHall effect layer 204. Thus, only one of the alternating stack (10, 20) or thehafnium layer 60 may be included in thememory cell 300, or both of them can be included in thememory cell 300 in combination. - Referring to
FIG. 4 , a fourth exemplary spin orbit torque (SOT)magnetoresistive memory cell 400 according to an embodiment of the present disclosure is illustrated, which is derived from the second exemplary SOTmagnetoresistive memory cell 200 illustrated inFIG. 2A by inserting anonmagnetic spacer layer 40 and ahafnium layer 60 over the nonmagnetic spinHall effect layer 204. Thenonmagnetic spacer layer 40 and thehafnium layer 60 can be the same as in the third exemplary SOTmagnetoresistive memory cell 300 illustrated inFIGS. 3A and 3B , and provide the same benefits as in the third exemplary SOTmagnetoresistive memory cell 300. - Referring to
FIGS. 5A and 5B , configurations for a fifth exemplary spin orbit torque (SOT)magnetoresistive memory cell 500 according to an embodiment of the present disclosure are illustrated. The configurations for the fifth exemplary SOTmagnetoresistive memory cell 500 are derived from the configurations for the third exemplary SOTmagnetoresistive memory cell 300 illustrated inFIGS. 3A and 3B by replacing thehafnium layer 60 with a layer stack including afirst hafnium layer 61, ahafnium oxide layer 55, and asecond hafnium layer 62. Alternatively, the modification of the third exemplary spin orbit torque (SOT)magnetoresistive memory cell 300 into the fifth exemplary spin orbit torque (SOT)magnetoresistive memory cell 500 may be viewed as insertion of additionalhafnium oxide layer 55 andsecond hafnium layer 62 between the hafnium layer 60 (which corresponds to the first hafnium layer 61) and thefree layer 104. - The
hafnium oxide layer 55 may be formed by oxidation of a surface portion of thefirst hafnium layer 61. Thehafnium oxide layer 55 in proximity to thefree layer 104 can induce reduction of the damping constant α in thefree layer 104, thereby reducing the critical switching current for inducing a transition in the magnetization of thefree layer 104. However, oxidation of thefree layer 104 is undesirable. The secondhafnium oxide layer 62 can be interposed between thehafnium oxide layer 55 and thefree layer 104 to prevent oxidation of thefree layer 104. Thefree layer 104 of themagnetic tunnel junction 101 can be formed over, and directly on, thesecond hafnium layer 62. In one embodiment, thefirst hafnium layer 61 can have a thickness in a range from 0.3 nm to 1 nm, such as 0.5 nm to 0.8 nm; thehafnium oxide layer 55 can have a thickness in a range from 0.1 nm to 0.5 nm; and thesecond hafnium layer 62 can have a thickness in a range from 0.3 nm to 1 nm, such as 0.5 to 0.8 nm. - In an alternative embodiment, the alternating stack of beta phase tungsten layers 10 and the dusting
layers 20 of thememory cell 500 may be replaced by a single thicker beta phase tungsten layer. In this embodiment, the spinHall effect layer 204 may consist of a single beta phase tungsten layer, and thenonmagnetic spacer layer 40, thefirst hafnium layer 61, thehafnium oxide layer 55, and thesecond hafnium layer 62 are formed over the beta phase tungsten nonmagnetic spinHall effect layer 204. Thus, only one of the alternating stack (10, 20) or the stack of layers (61, 55, 62) may be included in thememory cell 500, or both of them can be included in thememory cell 500 in combination. - Referring to
FIG. 6 , a sixth exemplary spin orbit torque (SOT)magnetoresistive memory cell 600 according to an embodiment of the present disclosure is illustrated, which is derived from the fourth exemplary SOTmagnetoresistive memory cell 400 illustrated inFIG. 4 by replacing thehafnium layer 60 with a layer stack including afirst hafnium layer 61, ahafnium oxide layer 55, and asecond hafnium layer 62. Thefirst hafnium layer 61, thehafnium oxide layer 55, and thesecond hafnium layer 62 can be the same as in the fifth exemplary SOTmagnetoresistive memory cell 500 illustrated inFIG. 5 , and provide the same benefits as in the fifth exemplary SOTmagnetoresistive memory cell 500. - Referring to
FIG. 7A , a seventh exemplary spin orbit torque (SOT)magnetoresistive memory cell 700 according to an embodiment of the present disclosure is illustrated, which is derived from the first exemplary SOTmagnetoresistive memory cell 100 illustrated inFIG. 1A by replacing the combination of 202, 204 and 206 with any of the spin Hall effect layers (i.e., SOT layers) 204 described in the above embodiments. Thus, thelayers AFM layer 202 and theferromagnetic bias layer 206 can be omitted in this embodiment. Thesecond terminal 2 and thethird terminal 3 can be electrically connected directly to the spinHall effect layer 204 rather than to theAFM layer 202 of the prior embodiments.Permanent magnets 120 can be positioned about thememory cell 700 to provide an additional magnetic bias field, HB. The combination of the magnetic bias field oriented in plane with the write current Iwr, and parallel to the write current, results in aspin orbit torque 118 in the y-direct on. Thespin orbit torque 118 exerts a torque on the initial magnetization of thefree layer 104 so that the magnetization may change, for example, from a parallel state to an anti-parallel state. Thefree layer 104 and thereference layer 108 have perpendicular magnetic. anisotropy, and thus, vertical easy axis of magnetization. - Referring to
FIG. 8A , an alternative embodiment of the seventh SOTmagnetoresistive memory cell 700 is shown, which is derived from the seventh exemplary SOTmagnetoresistive memory cell 700 illustrated inFIG. 7A where thefree layer 104 and thereference layer 108 have in-plane magnetic anisotropy, and thus, in-plane easy axis of magnetization. Compared to the structure ofFIG. 7A , thepermanent magnets 120 are not necessary. - Referring to
FIG. 7B , an eighth exemplary spin orbit torque (SOT)magnetoresistive memory cell 800 according to an embodiment of the present disclosure is illustrated, which is derived from the seventh exemplary SOTmagnetoresistive memory cell 700 illustrated inFIG. 7A by inserting anonmagnetic spacer layer 40 and thehafnium layer 60 over the nonmagnetic spinHall effect layer 204. Thenonmagnetic spacer layer 40 and thehafnium layer 60 can be the same as in the third exemplary SOTmagnetoresistive memory cell 300 illustrated inFIG. 3A , and provide the same benefits as in the third exemplary SOTmagnetoresistive memory cell 300. - In an alternative embodiment, the alternating stack of beta phase tungsten layers 10 and the dusting
layers 20 of thememory cell 800 may be replaced by a single thicker beta phase tungsten layer. In this embodiment, the spinHall effect layer 204 may consist of a single beta phase tungsten layer, and thenonmagnetic spacer layer 40 and ahafnium layer 60 are formed over the beta phase tungsten nonmagnetic spinHall effect layer 204. Thus, only one of the alternating stack (10, 20) or thehafnium layer 60 may be included in thememory cell 800, or both of them can be included in thememory cell 800 in combination. Thefree layer 104 and thereference layer 108 have perpendicular magnetic anisotropy, and thus, vertical easy axis of magnetization. - Referring to
FIG. 8B , an alternative embodiment of the eighth SOTmagnetoresistive memory cell 800 is shown, which is derived from the eighth exemplary SOTmagnetoresistive memory cell 800 illustrated inFIG. 7B where thefree layer 104 and thereference layer 108 have in-plane magnetic anisotropy, and thus, in-plane easy axis of magnetization. Compared to the structure ofFIG. 7B , thepermanent magnets 120 are not necessary. - Referring to
FIG. 7C , a ninth exemplary spin orbit torque (SOT)magnetoresistive memory cell 900 according to an embodiment of the present disclosure is illustrated, which is derived from the eighth exemplary SOTmagnetoresistive memory cell 800 illustrated inFIG. 7B by replacing thehafnium layer 60 with a layer stack including afirst hafnium layer 61, ahafnium oxide layer 55, and asecond hafnium layer 62. Thefirst hafnium layer 61, thehafnium oxide layer 55, and thesecond hafnium layer 62 can be the same as in the fifth exemplary SOTmagnetoresistive memory cell 500 illustrated inFIG. 5A , and provide the same benefits as in the fifth exemplary SOTmagnetoresistive memory cell 500. - In an alternative embodiment, the alternating stack of beta phase tungsten layers 10 and the dusting
layers 20 of thememory cell 900 may be replaced by a single thicker beta phase tungsten layer. In this embodiment, the spinHall effect layer 204 may consist of a single beta phase tungsten layer, and thenonmagnetic spacer layer 40, thefirst hafnium layer 61, thehafnium oxide layer 55, and thesecond hafnium layer 62 are formed over the beta phase tungsten nonmagnetic spinHall effect layer 204. Thus, only one of the alternating stack (10, 20) or the stack of layers (61, 55, 62) may be included in thememory cell 900, or both of them can be included in thememory cell 900 in combination. Thefree layer 104 and thereference layer 108 have perpendicular magnetic anisotropy, and thus, vertical easy axis of magnetization. - Referring to
FIG. 8C , an alternative embodiment of the ninth SOTmagnetoresistive memory cell 900 is shown, which is derived from the ninth exemplary SOTmagnetoresistive memory cell 900 illustrated inFIG. 7C in which thefree layer 104 and thereference layer 108 have in-plane magnetic anisotropy, and thus, in-plane easy axis of magnetization. Compared to the structure ofFIG. 7C , thepermanent magnets 120 are not necessary. -
FIG. 9A illustrates X-ray diffraction data from 20 scans of three alternating stacks of tungsten layers 10 and intervening layers (i.e., nonmagnetic dusting layers) 20 covered by thecap layer 12.Curve 710 represents the intensity of the scattered X-ray beam as a function of 2θ for a first sample including 10 repetitions of a 1 nm thick betaphase tungsten layer 10 and a 0.2 nm thickruthenium dusting layer 20, capped with a 1 nm thick betaphase tungsten layer 12 according to an embodiment of the present disclosure.Curve 720 represents the intensity of the scattered X-ray beam as a function of 2θ for a second sample including 10 repetitions of a 1 nm thick betaphase tungsten layer 10 and a 0.2 nm thickplatinum dusting layer 20, capped with a 1 nm thick betaphase tungsten layer 12 according to an embodiment of the present disclosure.Curve 730 represents the intensity of the scattered X-ray beam as a function of 2° for a third sample including 10 repetitions of a 1 nm thick beta phase tungsten layer and a 0.2 nm thick hafnium dusting layer, capped with a 1 nm thick beta phase tungsten layer, which was is employed as a reference sample. Beta phase peaks are clearly visible incurve 710 andcurve 720. In contrast, beta phase peaks are not visible incurve 730. Only alpha phase tungsten peaks are visible incurve 730. The comparison of the three 20 scans inFIG. 9A illustrate the effectiveness of the of the alternating stack (10, 20) of beta phase tungsten layers 10 and noble metal nonmagnetic dusting layers 20 such as ruthenium or platinum, and also illustrates ineffectiveness of a base metal, such as hafnium as a dusting layer material in preserving the beta phase of the beta phase tungsten layers that are as thin as 1 nm. -
FIG. 9B illustrates resistivity measurement data before and after anneal for alternating stacks (10, 20) of beta phase tungsten layers 10 and nonmagnetic dusting layers 20 including ruthenium or platinum according to an embodiment of the present disclosure. Beta phase tungsten has a higher resistivity than alpha phase tungsten.Curve 810 corresponds to a set of resistivity measurements after film deposition on first samples including ten repetitions of beta phase tungsten layers 10 of the thickness represented by the x-axis (which are 1 nm, 1.5 nm, and 2 nm, respectively) and 0.2 nm thick ruthenium dusting layers 20, capped with a 1 nm thick beta phase tungsten cap layer.Curve 820 corresponds to a set of resistivity measurements on the first samples after a 5 hour anneal at 280 degrees Celsius.Curve 830 corresponds to a set of resistivity measurements after film deposition on second samples including ten repetitions of beta phase tungsten layers 10 of the thickness represented by the x-axis (which are 1 nm, 1.5 nm, and 2 nm, respectively) and 0.2 nm thick platinum dusting layers 20, capped with a 1 nm thick beta phase tungsten cap layer.Curve 840 corresponds to a set of resistivity measurements on the second samples after a 5 hour anneal at 280 degrees Celsius. - Resistivity reduction after the anneal is observed on samples in which the beta tungsten layer thickness is 1.5 nm or 2 nm, while resistivity does not change in samples in which the beta tungsten layer thickness is 1 nm. Such resistivity change in the samples in which the beta tungsten layer thickness is 1.5 nm or 2 nm are believed to reflect phase changes in the tungsten material from the beta phase into the alpha phase induced by the anneal. Thus, limiting the thickness of the beta
phase tungsten layer 10 has the beneficial effect of preventing phase change of the beta phase tungsten material into alpha phase tungsten material under anneal conditions. It is believed that the thickness of the beta phase tungsten layers 10 that does not exceed 1.2 nm, such as 0.8 to 1 nm, provides suitable temperature stability for practical magnetoresistive memory device fabrication. -
FIG. 10 illustrates the effective magnetization BS eff of afree layer 104 as a function of the thickness of an interveninghafnium layer 60 according to an embodiment of the present disclosure.Curve 910 shows the effective out-of-plane magnetic stiffness BS eff of thefree layer 104 for a sample including an alternating stack (10, 20) including eight repetitions of a pair of a 1 nm thick betaphase tungsten layer 10 and a 2 nm thickruthenium dusting layer 20, capped with a 1 nm thick beta phasetungsten cap layer 12, followed by a 0.2 nmthick ruthenium layer 40 and ahafnium layer 60 having the thickness corresponding to the x-coordinates (i.e., 0.6 nm, 0.8 nm, and 1 nm, respectively).Curve 920 shows the effective magnetization BS eff of thefree layer 104 for a sample including an alternating stack (10, 20) including eight repetitions of a pair of a 1 nm thick betaphase tungsten layer 10 and a 2 nm thickplatinum dusting layer 20, capped with a 1 nm thick beta phasetungsten cap layer 12, followed by a 0.2 nmthick platinum layer 40 and ahafnium layer 60 having the thickness corresponding to the x-coordinates (i.e., 0.6 nm, 0.8 nm, and 1 nm, respectively). The value of BS eff of afree layer 104 decreases with the thickness of thehafnium layer 60, illustrating the effectiveness of the hafnium layer in decreasing the critical switching current. -
FIGS. 11-13 illustrate the dependence of γΔH/2 as a function of the frequency during a ferromagnetic resonance measurement on first, second, and third exemplary films, respectively. The first exemplary film, which is characterized inFIG. 11 , includes 8 repetitions of a unit including a 1 nm thick beta phase tungsten layer and a 0.2 nm thick ruthenium layer, and a 1 nm thick beta phase tungsten cap layer according to an embodiment of the present disclosure. The second exemplary film, which is characterized inFIG. 12 , includes 5 repetitions of a unit including a 1.5 nm thick beta phase tungsten layer and a 0.2 nm thick ruthenium layer, a 1 nm thick beta phase tungsten cap layer, a 0.2 nm thick ruthenium layer, and a 1 nm thick hafnium layer according to an embodiment of the present disclosure. The third exemplary film, which is characterized inFIG. 13 , includes 5 repetitions of a unit including a 1.5 nm thick beta phase tungsten layer and a 0.2 nm thick ruthenium layer, a 1 nm thick beta phase tungsten cap layer, a 0.2 nm thick ruthenium layer, a 0.5 nm thick first hafnium layer, a hafnium oxide layer, and a 0.5 nm thick second hafnium layer according to an embodiment of the present disclosure. Thus, the first sample ofFIG. 11 represents the configuration of the first, second and seventh exemplary SOT magnetoresistive memory cells (100, 200, 700), the second sample ofFIG. 12 represents the configuration of the third, fourth and eighth exemplary SOT magnetoresistive memory cells (300, 400, 800), and third sample represents the configuration of the fifth, sixth and ninth exemplary SOT magnetoresistive memory cells (500, 600, 900) of the present disclosure. - In
FIGS. 11-13 , the slope of the fit lines represents the damping constant α. The values for the damping constant α are 0.013, 0.0107, and 0.007 for the first, second, and third samples, respectively. While the damping constant α provides improvement over prior art devices, the reduction of the damping constant α in the second sample with respect to the damping constant α in the first sample represents additional improvement in reducing the critical switching current. In addition, the reduction of the damping constant α in the third sample with respect to the damping constant α in the second sample represents further improvement in reducing the critical switching current. - The spin orbit torque memory cells of the present disclosure can be arranged in a randomly accessible configuration. According to one embodiment of the present disclosure, a spin orbit torque magnetoresistive random access memory (SOT MRAM) cell is provided. The SOT MRAM can comprise: a
magnetic tunnel junction 101 that includes afree layer 104 having primarily two bi-stable magnetization directions, areference layer 108 having a fixed magnetization direction, and atunnel barrier layer 106 positioned between thefree layer 104 and thereference layer 108. The SOT MRAM cell also contains a nonmagnetic spinHall effect layer 204. In one embodiment, the spinHall effect layer 204 comprises an alternating stack of beta phase tungsten layers 10 and noble metal nonmagnetic dusting layers 20. In another embodiment, a hafnium layer (60 or 61) is located between the nonmagnetic spinHall effect layer 204 and thefree layer 104 in addition to or instead of the alternating stack (10, 20). - In one embodiment, the
free layer 104 is located between thetunnel barrier layer 106 and the nonmagnetic spinHall effect layer 204. In one embodiment, the nonmagnetic dusting layers 20 comprise ruthenium layers or platinum layers and thetunnel barrier layer 106 comprises a MgO layer. - In one embodiment, each of the beta phase tungsten layers 10 has a thickness in a range from 0.2 nm to 1.2 nm; and each of the nonmagnetic dusting layers 20 has a thickness in a range from 0.1 nm to 0.3 nm. In one embodiment, the alternating stack includes N periodic repetitions of a pair of a beta
phase tungsten layer 10 and anonmagnetic dusting layer 20, and N is an integer in a range from 5 to 30. In one embodiment, the ratio of the thickness of the betaphase tungsten layer 10 within the pair to the thickness of thenonmagnetic dusting layer 20 within the pair is in a range from 3 to 6. - In one embodiment, the SOT MRAM cell can further comprise a first hafnium layer (60 or 61) located between the nonmagnetic spin
Hall effect layer 204 and thefree layer 104 of themagnetic tunnel junction 101. In one embodiment, the SOT MRAM cell further comprises anonmagnetic spacer layer 40 located between the first hafnium layer (60 or 61) and the nonmagnetic spinHall effect layer 204. Thenonmagnetic spacer layer 40 may contact the first hafnium layer (60 or 61). In one embodiment, the first hafnium layer (60 or 61) has a thickness in a range from 0.4 nm to 1.5 nm, and thenonmagnetic spacer layer 40 has a thickness in a range from 0.1 nm to 0.4 nm. - In one embodiment, the SOT MRAM cell further comprises a
hafnium oxide layer 55 located between thefirst hafnium layer 61 and thefree layer 104 of themagnetic tunnel junction 101. In one embodiment, the SOT MRAM cell further comprises asecond hafnium layer 62 located between thehafnium oxide layer 55 and thefree layer 104 of themagnetic tunnel junction 101. In one embodiment, thefirst hafnium layer 61 has a thickness in a range from 0.3 nm to 1 nm; thehafnium oxide layer 55 has a thickness in a range from 0.1 nm to 0.5 nm; and thesecond hafnium layer 62 has a thickness in a range from 0.3 nm to 1 nm. - As described above, each of the SOT MRAM cells (100 to 900) is a three terminal device comprising a
first terminal 1 electrically connected to ahard magnet layer 112 positioned on thereference layer side 108 of themagnetic tunnel junction 101, asecond terminal 2 directly or indirectly electrically connected to a first end of the nonmagnetic spinHall effect layer 204, and athird terminal 3 directly or indirectly electrically connected to a second end of the nonmagnetic spinHall effect layer 204. The SOT MRAM cell is configured to generate a read current that flows between thefirst terminal 1 and thethird terminal 3 throughtunnel junction 101 during a sensing operation. The SOT MRAM cell is also configured to generate a write current that flows between thesecond terminal 2 and thethird terminal 3 during a programming operation, such that the write current does not flow through thetunnel junction 101, and such that the read and write currents flow in different directions during the respective sensing and programming operations. - In one embodiment, the SOT MRAM cell (100, 200, 300, 400, 500, 600) further comprises a
ferromagnetic bias layer 206 configured to provide spin orbit torque via anomalous Hall effect and to provide a magnetic bias field on thefree layer 104 to achieve deterministic switching and an antiferromagnetic (AFM)layer 202 positioned adjacent to theferromagnetic bias layer 206 and configured to pin a magnetization direction of theferromagnetic bias layer 206 in a pre-determined direction. In these embodiments, thesecond terminal 2 is electrically connected to the first end of theAFM layer 202 and thethird terminal 3 is electrically connected to a second end of theAFM layer 202, such that the second and the third terminals (2, 3) are indirectly electrically connected to the respective first and second ends of the nonmagnetic spinHall effect layer 204. - In another embodiment the SOT MRAM cell (700, 800, 900) includes at least one
permanent magnet 120 located adjacent to thetunnel junction 101, and layers 202 and 206 are omitted. In these embodiments, the second and the third terminals (2, 3) are directly electrically connected to the respective first and second ends of the nonmagnetic spinHall effect layer 204. - The various SOT MRAM cells of the present disclosure provides non-limiting advantages through the alternating stacks of the nonmagnetic spin
Hall effect layer 204 and/or the intervening layers between the nonmagnetic spinHall effect layer 204 and thefree layer 104. The laminated multilayer structure with tight control of thickness ratios between the beta phase tungsten layers 10 and the nonmagnetic dusting layers 20 ensures thermally stable beta phase tungsten material with high spin Hall angle, which is three times as high as the spin Hall angle of platinum. Insertion of the hafnium layer between the nonmagnetic spinHall effect layer 204 and thefree layer 104 increases interfacial perpendicular anisotropy, and thus, reduces the out-of-plane stiffness field. The reduction can be on the order of about 28%. In addition, the damping constant α can be reduced by insertion of ahafnium oxide layer 55. A damping constant α of 0.0070 is about 25% of the lowest damping constant of a prior art device employing platinum for a nonmagnetic spinHall effect layer 204. It is believed that the combination of the various features of the present disclosure can provide a critical switching current that is only 20% of the critical switching current of a prior art SOT memory cell employing platinum spinHall effect layer 204. - Although the foregoing refers to particular preferred embodiments, it will be understood that the disclosure is not so limited. It will occur to those of ordinary skill in the art that various modifications may be made to the disclosed embodiments and that such modifications are intended to be within the scope of the disclosure. Where an embodiment employing a particular structure and/or configuration is illustrated in the present disclosure, it is understood that the present disclosure may be practiced with any other compatible structures and/or configurations that are functionally equivalent provided that such substitutions are not explicitly forbidden or otherwise known to be impossible to one of ordinary skill in the art. All of the publications, patent applications and patents cited herein are incorporated herein by reference in their entirety.
Claims (20)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/701,761 US10229723B1 (en) | 2017-09-12 | 2017-09-12 | Spin orbit torque magnetoresistive random access memory containing composite spin hall effect layer including beta phase tungsten |
| EP18732583.2A EP3635720B1 (en) | 2017-09-12 | 2018-05-30 | Spin orbit torque magnetoresistive random access memory containing composite spin hall effect layer including beta phase tungsten |
| PCT/US2018/035136 WO2019055074A1 (en) | 2017-09-12 | 2018-05-30 | Spin orbit torque magnetoresistive random access memory containing composite spin hall effect layer including beta phase tungsten |
| CN201880040353.0A CN110753963B (en) | 2017-09-12 | 2018-05-30 | Spin Orbit Moment Magnetoresistive Random Access Memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/701,761 US10229723B1 (en) | 2017-09-12 | 2017-09-12 | Spin orbit torque magnetoresistive random access memory containing composite spin hall effect layer including beta phase tungsten |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US10229723B1 US10229723B1 (en) | 2019-03-12 |
| US20190080738A1 true US20190080738A1 (en) | 2019-03-14 |
Family
ID=62683476
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US15/701,761 Active US10229723B1 (en) | 2017-09-12 | 2017-09-12 | Spin orbit torque magnetoresistive random access memory containing composite spin hall effect layer including beta phase tungsten |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10229723B1 (en) |
| EP (1) | EP3635720B1 (en) |
| CN (1) | CN110753963B (en) |
| WO (1) | WO2019055074A1 (en) |
Cited By (42)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10446229B2 (en) * | 2015-03-28 | 2019-10-15 | Intel Corporation | Multistage set procedure for phase change memory |
| US10916284B2 (en) | 2018-12-06 | 2021-02-09 | Sandisk Technologies Llc | Metallic magnetic memory devices for cryogenic operation and methods of operating the same |
| JP2021061388A (en) * | 2019-10-03 | 2021-04-15 | 国立大学法人京都大学 | Magnetic memory element |
| US10991407B1 (en) | 2019-11-22 | 2021-04-27 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same |
| US11005034B1 (en) | 2019-11-22 | 2021-05-11 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same |
| US11031435B2 (en) | 2019-06-17 | 2021-06-08 | Western Digital Technologies, Inc. | Memory device containing ovonic threshold switch material thermal isolation and method of making the same |
| US11031058B2 (en) | 2019-09-03 | 2021-06-08 | Western Digital Technologies, Inc. | Spin-transfer torque magnetoresistive memory device with a free layer stack including multiple spacers and methods of making the same |
| US11056640B2 (en) | 2019-11-22 | 2021-07-06 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same |
| JPWO2021140934A1 (en) * | 2020-01-10 | 2021-07-15 | ||
| US11075334B2 (en) | 2019-11-22 | 2021-07-27 | International Business Machines Corporation | Spin-orbit-torque magneto-resistive random access memory with stepped bottom electrode |
| US11176981B1 (en) | 2020-07-31 | 2021-11-16 | Western Digital Technologies, Inc. | Spinel containing magnetic tunnel junction and method of making the same |
| WO2021258346A1 (en) * | 2020-06-24 | 2021-12-30 | 中国科学院微电子研究所 | Spin-orbit torque magnetic random access memory cell, memory array, and memory |
| US11217289B1 (en) | 2020-07-31 | 2022-01-04 | Western Digital Technologies, Inc. | Spinel containing magnetic tunnel junction and method of making the same |
| US11222920B2 (en) | 2020-02-04 | 2022-01-11 | Western Digital Technologies, Inc. | Magnetic device including multiferroic regions and methods of forming the same |
| US11264562B1 (en) | 2020-08-27 | 2022-03-01 | Western Digital Technologies, Inc. | Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same |
| US11271035B2 (en) | 2019-05-02 | 2022-03-08 | Western Digital Technologies, Inc. | Spin-orbit-torque magnetoresistive memory cell with integrated selector elements and method of making the same |
| US11276446B1 (en) | 2020-08-27 | 2022-03-15 | Western Digital Technologies, Inc. | Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same |
| US11309487B2 (en) | 2018-12-06 | 2022-04-19 | Sandisk Technologies Llc | Spin transfer torque MRAM with a spin torque oscillator stack and methods of making the same |
| US11349066B2 (en) | 2020-10-27 | 2022-05-31 | Sandisk Technologies Llc | Magnetic tunnel junction memory devices employing resonant tunneling and methods of manufacturing the same |
| US11361805B2 (en) | 2019-11-22 | 2022-06-14 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a reference layer side dielectric spacer layer |
| US20220223785A1 (en) * | 2021-01-13 | 2022-07-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | SEMICONDUCTOR DEVICE and MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE |
| US11404193B2 (en) | 2019-11-22 | 2022-08-02 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a magnesium containing dust layer |
| US11404632B2 (en) | 2019-11-22 | 2022-08-02 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a magnesium containing dust layer |
| US11411170B2 (en) | 2020-10-27 | 2022-08-09 | Sandisk Technologies Llc | Magnetic tunnel junction memory devices employing resonant tunneling and methods of manufacturing the same |
| US11417379B2 (en) | 2020-10-27 | 2022-08-16 | Sandisk Technologies Llc | Magnetic tunnel junction memory devices employing resonant tunneling and methods of manufacturing the same |
| US11443790B2 (en) | 2020-07-31 | 2022-09-13 | Western Digital Technologies, Inc. | Spinel containing magnetic tunnel junction and method of making the same |
| US11476409B2 (en) | 2018-12-06 | 2022-10-18 | Sandisk Technologies Llc | Spin-transfer torque MRAM with a negative magnetic anisotropy assist layer and methods of operating the same |
| US20220383922A1 (en) * | 2021-05-27 | 2022-12-01 | International Business Machines Corporation | Spin-orbit torque (sot) magnetoresistive random-access memory (mram) with low resistivity spin hall effect (she) write line |
| TWI801863B (en) * | 2020-05-12 | 2023-05-11 | 台灣積體電路製造股份有限公司 | Magnetic memory device |
| JP2023527826A (en) * | 2020-05-26 | 2023-06-30 | マックスプランク-ゲセルシャフト・ツール・フェーデルング・デル・ヴィッセンシャフテン・エー・ファウ | Improving efficiency of current-induced motion of chiral domain wall by interface engineering |
| US11839162B2 (en) | 2019-11-22 | 2023-12-05 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a plurality of reference layers |
| US11871679B2 (en) | 2021-06-07 | 2024-01-09 | Western Digital Technologies, Inc. | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same |
| US11887640B2 (en) | 2021-06-07 | 2024-01-30 | Western Digital Technologies, Inc. | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same |
| US11889702B2 (en) | 2021-06-07 | 2024-01-30 | Western Digital Technologies, Inc. | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same |
| US12004357B2 (en) | 2019-05-02 | 2024-06-04 | Sandisk Technologies Llc | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning |
| US12004356B2 (en) | 2019-05-02 | 2024-06-04 | Sandisk Technologies Llc | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning |
| US12041787B2 (en) | 2019-05-02 | 2024-07-16 | Sandisk Technologies Llc | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning |
| US12225828B2 (en) | 2019-11-22 | 2025-02-11 | SanDisk Technologies, Inc. | Voltage controlled magnetic anisotropy (VCMA) memory devices including platinum containing layer in contact with free layer |
| US12402324B2 (en) | 2019-05-02 | 2025-08-26 | SanDisk Technologies, Inc. | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning |
| US12414307B2 (en) | 2022-03-14 | 2025-09-09 | SanDisk Technologies, Inc. | Cross-point magnetoresistive memory array including self-aligned dielectric spacers and method of making thereof |
| TWI899528B (en) * | 2022-02-16 | 2025-10-01 | 台灣積體電路製造股份有限公司 | Memory, memory device and method of manufacture |
| US12543508B2 (en) | 2022-03-14 | 2026-02-03 | SanDisk Technologies, Inc. | Cross-point magnetoresistive memory array containing selector rails and method of making the same |
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20170309490A1 (en) * | 2014-09-24 | 2017-10-26 | Hitachi Kokusai Electric Inc. | Method of manufacturing semiconductor device |
| JP6777094B2 (en) | 2015-11-27 | 2020-10-28 | Tdk株式会社 | Spin current magnetization reversal element, magnetoresistive element and magnetic memory |
| WO2019139025A1 (en) * | 2018-01-10 | 2019-07-18 | Tdk株式会社 | Spin orbital torque-type magnetization rotation element, spin orbital torque-type magneto-resistive effect element, and magnetic memory |
| US11925123B2 (en) | 2018-01-10 | 2024-03-05 | Tdk Corporation | Spin-orbit torque type magnetization rotational element, spin-orbit torque type magnetoresistance effect element, and magnetic memory |
| US10381548B1 (en) | 2018-02-08 | 2019-08-13 | Sandisk Technologies Llc | Multi-resistance MRAM |
| US10374148B1 (en) | 2018-02-08 | 2019-08-06 | Sandisk Technologies Llc | Multi-resistance MRAM |
| FR3077917B1 (en) * | 2018-02-15 | 2022-02-04 | Commissariat Energie Atomique | MAGNETIC STACK, TUNNEL JUNCTION, MEMORY POINT AND SENSOR COMPRISING SUCH STACK |
| CN108538328B (en) * | 2018-03-07 | 2021-11-02 | 北京航空航天大学 | A kind of data writing method of magnetic memory |
| US20190304525A1 (en) * | 2018-04-02 | 2019-10-03 | Intel Corporation | Magnetic memory with chiral antiferromagnetic material for magnet switching |
| US11309334B2 (en) * | 2018-09-11 | 2022-04-19 | iCometrue Company Ltd. | Logic drive using standard commodity programmable logic IC chips comprising non-volatile random access memory cells |
| US10832750B2 (en) * | 2019-02-22 | 2020-11-10 | Sandisk Technologies Llc | Perpendicular spin transfer torque MRAM memory cell with cap layer to achieve lower current density and increased write margin |
| US10891999B1 (en) | 2019-06-19 | 2021-01-12 | Western Digital Technologies, Inc. | Perpendicular SOT MRAM |
| US10789977B1 (en) * | 2019-06-26 | 2020-09-29 | Western Digital Technologies, Inc. | Spin orbital torque via spin hall effect based energy assisted magnetic recording |
| CN112310274A (en) * | 2019-07-31 | 2021-02-02 | 中电海康集团有限公司 | Spin-orbit torque magnetic memory unit and preparation method thereof |
| US11069741B2 (en) | 2019-11-18 | 2021-07-20 | Western Digital Technologies, Inc. | Electric field controllable spin filter tunnel junction magnetoresistive memory devices and methods of making the same |
| US10964748B1 (en) | 2019-11-18 | 2021-03-30 | Western Digital Technologies, Inc. | Electric field controllable spin filter tunnel junction magnetoresistive memory devices and methods of making the same |
| US11251362B2 (en) | 2020-02-18 | 2022-02-15 | International Business Machines Corporation | Stacked spin-orbit-torque magnetoresistive random-access memory |
| WO2021188134A1 (en) * | 2020-03-20 | 2021-09-23 | Western Digital Technologies, Inc. | Voltage-controlled interlayer exchange coupling magnetoresistive memory device and method of operating thereof |
| CN111490156A (en) * | 2020-04-21 | 2020-08-04 | 浙江驰拓科技有限公司 | Spin orbit torque magnetic memory device and preparation method thereof |
| US11100946B1 (en) * | 2020-07-01 | 2021-08-24 | Western Digital Technologies, Inc. | SOT differential reader and method of making same |
| CN112018231B (en) * | 2020-09-08 | 2024-07-12 | 中国科学院微电子研究所 | Oscillator and method for manufacturing the same |
| CN114497357B (en) * | 2020-11-11 | 2025-07-25 | 浙江驰拓科技有限公司 | Magnetic tunnel junction device |
| CN114596890B (en) * | 2020-12-02 | 2025-09-16 | 浙江驰拓科技有限公司 | Non-uniform magnetized memory cell |
| CN115440881A (en) * | 2021-06-02 | 2022-12-06 | 联华电子股份有限公司 | Semiconductor element and manufacturing method thereof |
| KR20230022328A (en) | 2021-08-05 | 2023-02-15 | 삼성전자주식회사 | Magnetic memory device |
| CN113707804B (en) * | 2021-08-27 | 2023-12-15 | 致真存储(北京)科技有限公司 | Spin orbit moment magnetic memory and preparation method thereof |
| CN114583046A (en) * | 2022-02-24 | 2022-06-03 | 致真存储(北京)科技有限公司 | Spin orbit torque magnetic memory and preparation method thereof |
| US12453290B2 (en) * | 2022-05-16 | 2025-10-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory cell, memory device and manufacturing method thereof |
| US12376498B2 (en) | 2023-11-27 | 2025-07-29 | SanDisk Technologies, Inc. | SOT MRAM including MTJ and selector located on opposite sides of SOT layer and method of making the same |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100982660B1 (en) | 2008-08-01 | 2010-09-17 | 한국과학기술연구원 | Magnetic memory device and method for reading magnetic memory cell using spin hall effect |
| US9281467B2 (en) | 2012-06-29 | 2016-03-08 | Intel Corporation | Spin hall effect memory |
| KR102023626B1 (en) | 2013-01-25 | 2019-09-20 | 삼성전자 주식회사 | Memory device using spin hall effect and methods of manufacturing and operating the same |
| US20140252439A1 (en) * | 2013-03-08 | 2014-09-11 | T3Memory, Inc. | Mram having spin hall effect writing and method of making the same |
| US8889433B2 (en) | 2013-03-15 | 2014-11-18 | International Business Machines Corporation | Spin hall effect assisted spin transfer torque magnetic random access memory |
| US8963222B2 (en) * | 2013-04-17 | 2015-02-24 | Yimin Guo | Spin hall effect magnetic-RAM |
| KR20170039127A (en) * | 2014-08-05 | 2017-04-10 | 인텔 코포레이션 | Configurations and techniques to increase interfacial anisotropy of magnetic tunnel junctions |
| US9978931B2 (en) * | 2015-02-13 | 2018-05-22 | Inston Inc. | Systems and methods for implementing robust magnetoelectric junctions |
| US20160300999A1 (en) | 2015-04-07 | 2016-10-13 | Ge Yi | Magnetoresistive Random Access Memory Cell |
| EP3314671A4 (en) | 2015-06-24 | 2019-03-20 | INTEL Corporation | SUPER METAL SPIN NETWORK FOR LOGIC AND MEMORY DEVICES |
| US20170117027A1 (en) | 2015-10-21 | 2017-04-27 | HGST Netherlands B.V. | Top pinned sot-mram architecture with in-stack selector |
| US9768229B2 (en) | 2015-10-22 | 2017-09-19 | Western Digital Technologies, Inc. | Bottom pinned SOT-MRAM bit structure and method of fabrication |
| US9830966B2 (en) * | 2015-10-29 | 2017-11-28 | Western Digital Technologies, Inc. | Three terminal SOT memory cell with anomalous Hall effect |
| KR102482373B1 (en) * | 2015-11-24 | 2022-12-29 | 삼성전자주식회사 | Magnetoresistive random access device and method of manufacturing the same |
| CN105390609A (en) * | 2015-12-01 | 2016-03-09 | 中电海康集团有限公司 | MRAM (Magnetic Random Access Memory) assisted by spin Hall effect |
| US9837602B2 (en) * | 2015-12-16 | 2017-12-05 | Western Digital Technologies, Inc. | Spin-orbit torque bit design for improved switching efficiency |
| US10333058B2 (en) * | 2016-03-17 | 2019-06-25 | Cornell University | Nanosecond-timescale low-error switching of 3-terminal magnetic tunnel junction circuits through dynamic in-plane-field assisted spin-hall effect |
-
2017
- 2017-09-12 US US15/701,761 patent/US10229723B1/en active Active
-
2018
- 2018-05-30 EP EP18732583.2A patent/EP3635720B1/en active Active
- 2018-05-30 WO PCT/US2018/035136 patent/WO2019055074A1/en not_active Ceased
- 2018-05-30 CN CN201880040353.0A patent/CN110753963B/en active Active
Cited By (53)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10783966B2 (en) | 2015-03-28 | 2020-09-22 | Intel Corporation | Multistage set procedure for phase change memory |
| US10446229B2 (en) * | 2015-03-28 | 2019-10-15 | Intel Corporation | Multistage set procedure for phase change memory |
| US11309487B2 (en) | 2018-12-06 | 2022-04-19 | Sandisk Technologies Llc | Spin transfer torque MRAM with a spin torque oscillator stack and methods of making the same |
| US10916284B2 (en) | 2018-12-06 | 2021-02-09 | Sandisk Technologies Llc | Metallic magnetic memory devices for cryogenic operation and methods of operating the same |
| US11476409B2 (en) | 2018-12-06 | 2022-10-18 | Sandisk Technologies Llc | Spin-transfer torque MRAM with a negative magnetic anisotropy assist layer and methods of operating the same |
| US12004356B2 (en) | 2019-05-02 | 2024-06-04 | Sandisk Technologies Llc | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning |
| US11271035B2 (en) | 2019-05-02 | 2022-03-08 | Western Digital Technologies, Inc. | Spin-orbit-torque magnetoresistive memory cell with integrated selector elements and method of making the same |
| US12004357B2 (en) | 2019-05-02 | 2024-06-04 | Sandisk Technologies Llc | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning |
| US12041787B2 (en) | 2019-05-02 | 2024-07-16 | Sandisk Technologies Llc | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning |
| US12402324B2 (en) | 2019-05-02 | 2025-08-26 | SanDisk Technologies, Inc. | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning |
| US11765911B2 (en) | 2019-05-02 | 2023-09-19 | Western Digital Technologies, Inc. | Method of making magnetoresistive memory cell over a selector pillar |
| US11031435B2 (en) | 2019-06-17 | 2021-06-08 | Western Digital Technologies, Inc. | Memory device containing ovonic threshold switch material thermal isolation and method of making the same |
| US11031058B2 (en) | 2019-09-03 | 2021-06-08 | Western Digital Technologies, Inc. | Spin-transfer torque magnetoresistive memory device with a free layer stack including multiple spacers and methods of making the same |
| US12283296B2 (en) | 2019-09-03 | 2025-04-22 | SanDisk Technologies, Inc. | Spin-transfer torque magnetoresistive memory device with a free layer stack including multiple spacers and methods of making the same |
| JP7478429B2 (en) | 2019-10-03 | 2024-05-07 | 国立大学法人京都大学 | Magnetic Memory Device |
| JP2021061388A (en) * | 2019-10-03 | 2021-04-15 | 国立大学法人京都大学 | Magnetic memory element |
| US11404632B2 (en) | 2019-11-22 | 2022-08-02 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a magnesium containing dust layer |
| US12225828B2 (en) | 2019-11-22 | 2025-02-11 | SanDisk Technologies, Inc. | Voltage controlled magnetic anisotropy (VCMA) memory devices including platinum containing layer in contact with free layer |
| US11005034B1 (en) | 2019-11-22 | 2021-05-11 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same |
| US11361805B2 (en) | 2019-11-22 | 2022-06-14 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a reference layer side dielectric spacer layer |
| US11056640B2 (en) | 2019-11-22 | 2021-07-06 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same |
| US11404193B2 (en) | 2019-11-22 | 2022-08-02 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a magnesium containing dust layer |
| US11075334B2 (en) | 2019-11-22 | 2021-07-27 | International Business Machines Corporation | Spin-orbit-torque magneto-resistive random access memory with stepped bottom electrode |
| US10991407B1 (en) | 2019-11-22 | 2021-04-27 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same |
| US11839162B2 (en) | 2019-11-22 | 2023-12-05 | Western Digital Technologies, Inc. | Magnetoresistive memory device including a plurality of reference layers |
| JP7616669B2 (en) | 2020-01-10 | 2025-01-17 | 国立大学法人東北大学 | Magnetic laminated film, magnetic memory element, magnetic memory and artificial intelligence system |
| JPWO2021140934A1 (en) * | 2020-01-10 | 2021-07-15 | ||
| US11222920B2 (en) | 2020-02-04 | 2022-01-11 | Western Digital Technologies, Inc. | Magnetic device including multiferroic regions and methods of forming the same |
| US11805705B2 (en) * | 2020-05-12 | 2023-10-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained ferromagnetic hall metal SOT layer |
| TWI801863B (en) * | 2020-05-12 | 2023-05-11 | 台灣積體電路製造股份有限公司 | Magnetic memory device |
| JP2023527826A (en) * | 2020-05-26 | 2023-06-30 | マックスプランク-ゲセルシャフト・ツール・フェーデルング・デル・ヴィッセンシャフテン・エー・ファウ | Improving efficiency of current-induced motion of chiral domain wall by interface engineering |
| JP7769317B2 (en) | 2020-05-26 | 2025-11-13 | マックスプランク-ゲセルシャフト・ツール・フェーデルング・デル・ヴィッセンシャフテン・エー・ファウ | Improving the efficiency of current-induced motion of chiral domain walls by interfacial engineering |
| WO2021258346A1 (en) * | 2020-06-24 | 2021-12-30 | 中国科学院微电子研究所 | Spin-orbit torque magnetic random access memory cell, memory array, and memory |
| US11443790B2 (en) | 2020-07-31 | 2022-09-13 | Western Digital Technologies, Inc. | Spinel containing magnetic tunnel junction and method of making the same |
| US11176981B1 (en) | 2020-07-31 | 2021-11-16 | Western Digital Technologies, Inc. | Spinel containing magnetic tunnel junction and method of making the same |
| US11217289B1 (en) | 2020-07-31 | 2022-01-04 | Western Digital Technologies, Inc. | Spinel containing magnetic tunnel junction and method of making the same |
| US11276446B1 (en) | 2020-08-27 | 2022-03-15 | Western Digital Technologies, Inc. | Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same |
| US11264562B1 (en) | 2020-08-27 | 2022-03-01 | Western Digital Technologies, Inc. | Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same |
| US11411170B2 (en) | 2020-10-27 | 2022-08-09 | Sandisk Technologies Llc | Magnetic tunnel junction memory devices employing resonant tunneling and methods of manufacturing the same |
| US11349066B2 (en) | 2020-10-27 | 2022-05-31 | Sandisk Technologies Llc | Magnetic tunnel junction memory devices employing resonant tunneling and methods of manufacturing the same |
| US11417379B2 (en) | 2020-10-27 | 2022-08-16 | Sandisk Technologies Llc | Magnetic tunnel junction memory devices employing resonant tunneling and methods of manufacturing the same |
| US12396372B2 (en) | 2021-01-13 | 2025-08-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method of semiconductor device |
| US11706999B2 (en) * | 2021-01-13 | 2023-07-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method of semiconductor device |
| US20220223785A1 (en) * | 2021-01-13 | 2022-07-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | SEMICONDUCTOR DEVICE and MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE |
| US11961544B2 (en) * | 2021-05-27 | 2024-04-16 | International Business Machines Corporation | Spin-orbit torque (SOT) magnetoresistive random-access memory (MRAM) with low resistivity spin hall effect (SHE) write line |
| US20220383922A1 (en) * | 2021-05-27 | 2022-12-01 | International Business Machines Corporation | Spin-orbit torque (sot) magnetoresistive random-access memory (mram) with low resistivity spin hall effect (she) write line |
| JP2024518876A (en) * | 2021-05-27 | 2024-05-08 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Spin-Orbit Torque (SOT) Magnetoresistive Random Access Memory (MRAM) with Low Resistivity Spin Hall Effect (SHE) Write Lines |
| US11889702B2 (en) | 2021-06-07 | 2024-01-30 | Western Digital Technologies, Inc. | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same |
| US11887640B2 (en) | 2021-06-07 | 2024-01-30 | Western Digital Technologies, Inc. | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same |
| US11871679B2 (en) | 2021-06-07 | 2024-01-09 | Western Digital Technologies, Inc. | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same |
| TWI899528B (en) * | 2022-02-16 | 2025-10-01 | 台灣積體電路製造股份有限公司 | Memory, memory device and method of manufacture |
| US12414307B2 (en) | 2022-03-14 | 2025-09-09 | SanDisk Technologies, Inc. | Cross-point magnetoresistive memory array including self-aligned dielectric spacers and method of making thereof |
| US12543508B2 (en) | 2022-03-14 | 2026-02-03 | SanDisk Technologies, Inc. | Cross-point magnetoresistive memory array containing selector rails and method of making the same |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3635720A1 (en) | 2020-04-15 |
| EP3635720B1 (en) | 2021-07-28 |
| US10229723B1 (en) | 2019-03-12 |
| WO2019055074A1 (en) | 2019-03-21 |
| CN110753963A (en) | 2020-02-04 |
| CN110753963B (en) | 2023-05-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10229723B1 (en) | Spin orbit torque magnetoresistive random access memory containing composite spin hall effect layer including beta phase tungsten | |
| US10290337B2 (en) | Three terminal SOT memory cell with anomalous hall effect | |
| US11056640B2 (en) | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same | |
| US11005034B1 (en) | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same | |
| US11925125B2 (en) | High retention storage layer using ultra-low RA MgO process in perpendicular magnetic tunnel junctions for MRAM devices | |
| US11404193B2 (en) | Magnetoresistive memory device including a magnesium containing dust layer | |
| KR101360991B1 (en) | Memory element and memory | |
| US10991407B1 (en) | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same | |
| US11361805B2 (en) | Magnetoresistive memory device including a reference layer side dielectric spacer layer | |
| TWI639155B (en) | Storage element, storage device, and magnetic head | |
| US20210320245A1 (en) | Magnetoresistive memory device including a plurality of reference layers | |
| KR20120025489A (en) | Magnetic stack with spin torque switching having a layer assisting said switching | |
| US10461242B2 (en) | Antiferromagnetic exchange coupling enhancement in perpendicular magnetic tunnel junction stacks for magnetic random access memory applications | |
| US11887640B2 (en) | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same | |
| JP2012109554A (en) | Method of switching magnetization orientation of ferromagnetic free layer of out-of-plane magnetic tunnel junction cell, magnetic memory system, and method of storing data electronically | |
| US11404632B2 (en) | Magnetoresistive memory device including a magnesium containing dust layer | |
| US11871679B2 (en) | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same | |
| US7933137B2 (en) | Magnetic random access memory (MRAM) utilizing magnetic flip-flop structures | |
| US11889702B2 (en) | Voltage-controlled magnetic anisotropy memory device including an anisotropy-enhancing dust layer and methods for forming the same | |
| WO2021101585A1 (en) | Magnetoresistive memory device including a high dielectric constant capping layer and methods of making the same | |
| US10651370B2 (en) | Perpendicular magnetic tunnel junction retention and endurance improvement | |
| US12225828B2 (en) | Voltage controlled magnetic anisotropy (VCMA) memory devices including platinum containing layer in contact with free layer | |
| JP7183704B2 (en) | Spin-orbit torque magnetoresistive element and method for manufacturing spin-orbit torque magnetoresistive element | |
| WO2021101582A1 (en) | Electric field controllable spin filter tunnel junction magnetoresistive memory devices and methods of making the same | |
| KR20230145155A (en) | Voltage-controlled magnetic anisotropy memory device comprising anisotropy-enhancing dust layer and methods for forming the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
| AS | Assignment |
Owner name: SANDISK TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK TECHNOLOGIES LLC;REEL/FRAME:069796/0423 Effective date: 20241227 Owner name: SANDISK TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNOR'S INTEREST;ASSIGNOR:SANDISK TECHNOLOGIES LLC;REEL/FRAME:069796/0423 Effective date: 20241227 |
|
| AS | Assignment |
Owner name: SANDISK TECHNOLOGIES, INC., CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTERESTS;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS AGENT;REEL/FRAME:071382/0001 Effective date: 20250424 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:SANDISK TECHNOLOGIES, INC.;REEL/FRAME:071050/0001 Effective date: 20250424 |