US20180342588A1 - Semiconductor device and method for manufacturing the same - Google Patents
Semiconductor device and method for manufacturing the same Download PDFInfo
- Publication number
- US20180342588A1 US20180342588A1 US15/897,180 US201815897180A US2018342588A1 US 20180342588 A1 US20180342588 A1 US 20180342588A1 US 201815897180 A US201815897180 A US 201815897180A US 2018342588 A1 US2018342588 A1 US 2018342588A1
- Authority
- US
- United States
- Prior art keywords
- layer
- gan
- semiconductor device
- algan electron
- recesses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
-
- H01L29/2003—
-
- H01L29/205—
-
- H01L29/66462—
-
- H01L29/778—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
- H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
- H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
- H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
- H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/82—Heterojunctions
- H10D62/824—Heterojunctions comprising only Group III-V materials heterojunctions, e.g. GaN/AlGaN heterojunctions
-
- H01L29/401—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
- H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
Definitions
- the present invention relates to a GaN-based semiconductor device used for high speed, high frequency communication and a method for manufacturing the same.
- a GaN cap layer is provided on a GaN channel layer and an AlGaN electron travel layer to suppress a current collapse phenomenon (e.g., see JP 5396911 B2).
- a current collapse phenomenon e.g., see JP 5396911 B2
- an electron concentration of a 2DEG decreases, contact resistance between source and drain electrodes, that is, element resistance increases, causing a high frequency characteristic to deteriorate.
- a structure in which a gate is formed in a recessed part is generally proposed (e.g., see WO 2013/008422 A1).
- damage to the 2DEG caused by dry etching results in a problem that an operation current decreases and a leakage current increases, and such a structure is insufficient as a solution to the problem
- a conventional GaN-HEMT has a trade-off relationship between a high frequency characteristic and a current collapse phenomenon. For this reason, the layer thickness of the GaN cap layer needs to be designed within a current collapse phenomenon tolerable range, which results in a problem that a sufficient high frequency characteristic cannot be demonstrated.
- the present invention has been implemented to solve the above-described problem and it is an object of the present invention to provide a semiconductor device capable of demonstrating a sufficient high frequency characteristic while suppressing a current collapse phenomenon and a method for manufacturing the same.
- a semiconductor device includes: a semiconductor substrate; a buffer layer provided on the semiconductor substrate; a GaN channel layer provided on the buffer layer; an AlGaN electron travel layer provided on the GaN channel layer; a GaN cap layer provided on the AlGaN electron travel layer, having a nitrogen polarity, and on which a plurality of recesses are formed; and a gate electrode, a source electrode and a drain electrode provided in each of the plurality of recesses.
- the gate electrode, the source electrode and the drain electrode are formed in each of the plurality of recesses formed in the GaN cap layer. In this way, even when the GaN cap layer is thickened, the element resistance is not affected, and it is thereby possible to demonstrate a sufficient high frequency characteristic while suppressing a current collapse phenomenon.
- FIG. 1 is a cross-sectional view illustrating a semiconductor device according to an embodiment of the present invention.
- FIGS. 2 to 4 are cross-sectional views illustrating a manufacturing method for the semiconductor device according to the embodiment of the present invention.
- FIG. 1 is a cross-sectional view illustrating a semiconductor device according to an embodiment of the present invention.
- This semiconductor device is a GaN-HEMT.
- a semiconductor substrate 1 is a SiC substrate in which a GaN-based semiconductor film is allowed to grow.
- a buffer layer 2 for GaN growth made of GaN or AlN is formed on the semiconductor substrate 1 .
- a GaN channel layer 3 is formed on the buffer layer 2 .
- An AlGaN electron travel layer 4 is formed on the GaN channel layer 3 .
- a 2DEG (two-dimensional electron gas layer) 5 is formed between the GaN channel layer 3 and the AlGaN electron travel layer 4 .
- a GaN cap layer 6 is formed on the AlGaN electron travel layer 4 .
- the GaN cap layer 6 has not a gallium polarity but a nitrogen polarity, and suppresses current collapse. Part or a whole of the GaN cap layer 6 is removed and a plurality of recesses 7 are formed.
- a gate electrode 8 , a source electrode 9 and a drain electrode 10 are formed in each of the plurality of recesses 7 .
- FIGS. 2 to 4 are cross-sectional views illustrating a manufacturing method for the semiconductor device according to the embodiment of the present invention.
- the buffer layer 2 , the GaN channel layer 3 and the AlGaN electron travel layer 4 are formed in order on the semiconductor substrate 1 using MOCVD.
- the GaN cap layer 6 with a nitrogen polarity is fanned.
- a resist mask 11 for recess formation is formed on the GaN cap layer 6 using photolithography.
- the GaN cap layer 6 is selectively wet-etched down to the AlGaN electron travel layer 4 using KOH having a concentration on the order of 50% at a temperature of 100° C. or higher to form the plurality of recesses 7 .
- the resist mask 11 is removed using an organic solvent or a resist stripping agent.
- the gate electrode 8 , the source electrode 9 and the drain electrode 10 are formed respectively in the plurality of recesses 7 using a vapor deposition method.
- the semiconductor device according to the present embodiment is manufactured in the steps as described so far.
- the gate electrode 8 , the source electrode 9 and the drain electrode 10 are formed in each of the plurality of recesses 7 formed in the GaN cap layer 6 . In this way, even when the GaN cap layer 6 is thickened, the element resistance is not affected, and it is thereby possible to demonstrate a sufficient high frequency characteristic while suppressing a current collapse phenomenon.
- KOH allows the GaN cap layer 6 to be etched free of damage down. to the AlGaN electron travel layer 4 which is an etching stop layer.
- an insulating film such as SIN or SiO or a metal film such as TiW can also be used as a mask when etching the GaN cap layer 6 using KOH.
- those films are patterned through dry etching using a patterned resist mask.
- the films are removed using a chemical liquid such as BHF (buffered hydrofluoric acid).
- the film formation method for the buffer layer 2 , the GaN channel layer 3 , the AlGaN electron travel layer 4 and the GaN cap layer 6 is used as the film formation method for the buffer layer 2 , the GaN channel layer 3 , the AlGaN electron travel layer 4 and the GaN cap layer 6 .
- the material of the semiconductor substrate 1 is not limited to SEC, but may be Si, GaN, sapphire (Al 2 O 3 ) or GaAs.
- the GaN cap layer 6 has a nitrogen polarity, the other layers may have either a nitrogen polarity or a gallium polarity.
Landscapes
- Junction Field-Effect Transistors (AREA)
Abstract
A semiconductor device includes: a semiconductor substrate; a buffer layer provided on the semiconductor substrate; a GaN channel layer provided on the buffer layer; an AlGaN electron travel layer provided on the GaN channel layer; a GaN cap layer provided on the AlGaN electron travel layer, having a nitrogen polarity, and on which a plurality of recesses are formed; and a gate electrode, a source electrode and a drain electrode provided in each of the plurality of recesses.
Description
- The present invention relates to a GaN-based semiconductor device used for high speed, high frequency communication and a method for manufacturing the same.
- In an AlGaN/GaN-HEMT, a GaN cap layer is provided on a GaN channel layer and an AlGaN electron travel layer to suppress a current collapse phenomenon (e.g., see JP 5396911 B2). As the GaN cap layer becomes thicker, it is possible to suppress the current collapse phenomenon better, but this causes a region where an electrode is formed to become thicker as well. Thus, an electron concentration of a 2DEG decreases, contact resistance between source and drain electrodes, that is, element resistance increases, causing a high frequency characteristic to deteriorate. As a solution to this problem, a structure in which a gate is formed in a recessed part is generally proposed (e.g., see WO 2013/008422 A1). However, damage to the 2DEG caused by dry etching results in a problem that an operation current decreases and a leakage current increases, and such a structure is insufficient as a solution to the problem
- A conventional GaN-HEMT has a trade-off relationship between a high frequency characteristic and a current collapse phenomenon. For this reason, the layer thickness of the GaN cap layer needs to be designed within a current collapse phenomenon tolerable range, which results in a problem that a sufficient high frequency characteristic cannot be demonstrated.
- The present invention has been implemented to solve the above-described problem and it is an object of the present invention to provide a semiconductor device capable of demonstrating a sufficient high frequency characteristic while suppressing a current collapse phenomenon and a method for manufacturing the same.
- A semiconductor device according to the present invention includes: a semiconductor substrate; a buffer layer provided on the semiconductor substrate; a GaN channel layer provided on the buffer layer; an AlGaN electron travel layer provided on the GaN channel layer; a GaN cap layer provided on the AlGaN electron travel layer, having a nitrogen polarity, and on which a plurality of recesses are formed; and a gate electrode, a source electrode and a drain electrode provided in each of the plurality of recesses.
- According to the present invention, the gate electrode, the source electrode and the drain electrode are formed in each of the plurality of recesses formed in the GaN cap layer. In this way, even when the GaN cap layer is thickened, the element resistance is not affected, and it is thereby possible to demonstrate a sufficient high frequency characteristic while suppressing a current collapse phenomenon.
- Other and further objects, features and advantages of the invention will appear more fully from the following description,
-
FIG. 1 is a cross-sectional view illustrating a semiconductor device according to an embodiment of the present invention.FIGS. 2 to 4 are cross-sectional views illustrating a manufacturing method for the semiconductor device according to the embodiment of the present invention. -
FIG. 1 is a cross-sectional view illustrating a semiconductor device according to an embodiment of the present invention. This semiconductor device is a GaN-HEMT. A semiconductor substrate 1 is a SiC substrate in which a GaN-based semiconductor film is allowed to grow. Abuffer layer 2 for GaN growth made of GaN or AlN is formed on the semiconductor substrate 1. - A GaN
channel layer 3 is formed on thebuffer layer 2. An AlGaN electron travel layer 4 is formed on the GaNchannel layer 3. A 2DEG (two-dimensional electron gas layer) 5 is formed between theGaN channel layer 3 and the AlGaN electron travel layer 4. - A GaN
cap layer 6 is formed on the AlGaN electron travel layer 4. The GaNcap layer 6 has not a gallium polarity but a nitrogen polarity, and suppresses current collapse. Part or a whole of the GaNcap layer 6 is removed and a plurality ofrecesses 7 are formed. Agate electrode 8, asource electrode 9 and adrain electrode 10 are formed in each of the plurality ofrecesses 7. - Next, manufacturing steps of the semiconductor device according to the present embodiment will be described.
FIGS. 2 to 4 are cross-sectional views illustrating a manufacturing method for the semiconductor device according to the embodiment of the present invention. First, as shown inFIG. 2 , thebuffer layer 2, the GaNchannel layer 3 and the AlGaN electron travel layer 4 are formed in order on the semiconductor substrate 1 using MOCVD. Next, the GaNcap layer 6 with a nitrogen polarity is fanned. Next, aresist mask 11 for recess formation is formed on the GaNcap layer 6 using photolithography. - Next, as shown in
FIG. 3 , using the AlGaN electron travel layer 4 as an etching stop layer, the GaNcap layer 6 is selectively wet-etched down to the AlGaN electron travel layer 4 using KOH having a concentration on the order of 50% at a temperature of 100° C. or higher to form the plurality ofrecesses 7. Next, as shown inFIG. 4 , theresist mask 11 is removed using an organic solvent or a resist stripping agent. After that, thegate electrode 8, thesource electrode 9 and thedrain electrode 10 are formed respectively in the plurality ofrecesses 7 using a vapor deposition method. The semiconductor device according to the present embodiment is manufactured in the steps as described so far. - As described above, according to the present embodiment, the
gate electrode 8, thesource electrode 9 and thedrain electrode 10 are formed in each of the plurality ofrecesses 7 formed in theGaN cap layer 6. In this way, even when theGaN cap layer 6 is thickened, the element resistance is not affected, and it is thereby possible to demonstrate a sufficient high frequency characteristic while suppressing a current collapse phenomenon. - Use of KOH allows the GaN
cap layer 6 to be etched free of damage down. to the AlGaN electron travel layer 4 which is an etching stop layer. Instead of theresist mask 11, an insulating film such as SIN or SiO or a metal film such as TiW can also be used as a mask when etching the GaNcap layer 6 using KOH. In such a ease, those films are patterned through dry etching using a patterned resist mask. After forming the plurality ofrecesses 7 with KOH using those films as masks, the films are removed using a chemical liquid such as BHF (buffered hydrofluoric acid). - Note that at least one of MBE, sputtering, plasma CVD and vapor deposition method is used as the film formation method for the
buffer layer 2, the GaNchannel layer 3, the AlGaN electron travel layer 4 and the GaNcap layer 6. The material of the semiconductor substrate 1 is not limited to SEC, but may be Si, GaN, sapphire (Al2O3) or GaAs. Although the GaNcap layer 6 has a nitrogen polarity, the other layers may have either a nitrogen polarity or a gallium polarity. - Obviously many modifications and variations of the present invention are possible in the light of the above teachings. It is therefore to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described. The entire disclosure of Japanese Patent Application No. 2017-105731, filed on May 29, 2017 including specification, claims, drawings and summary, on which the Convention priority of the present application is based, is incorporated herein by reference in its entirety,
Claims (5)
1. A semiconductor device comprising:
a semiconductor substrate;
a buffer layer provided on the semiconductor substrate;
a GaN channel layer provided on the buffer layer;
an AlGaN electron travel layer provided on the GaN channel layer;
a GaN cap layer provided on the AlGaN electron travel layer, having a nitrogen polarity, and on which a plurality of recesses are formed; and
a gate electrode, a source electrode and a drain electrode provided in each of the plurality of recesses.
2. A method for manufacturing a semiconductor device comprising:
forming a buffer layer, a GaN channel layer, an AlGaN electron travel layer and a GaN cap layer with a nitrogen polarity in order on a semiconductor substrate;
using the AlGaN electron travel layer as an etching stop layer and etching the GaN cap layer using KOH to form a plurality of recesses; and
forming a gate electrode, a source electrode and a drain electrode in each of the plurality of recesses.
3. The method for manufacturing a semiconductor device according to claim 2 , wherein SiN or SiO or TiW is used as a mask when etching the GaN cap layer using the KOH.
4. The method for manufacturing a semiconductor device according to claim 2 , wherein at least one of MBE, sputtering, plasma CVD and vapor deposition method is used as a film formation method for the buffer layer, the GaN channel layer, the AlGaN electron travel layer and the GaN cap layer.
5. The method for manufacturing a semiconductor device according to claim 3 , wherein at least one of MBE, sputtering, plasma CVD and vapor deposition method is used as a film formation method for the buffer layer, the GaN channel layer, the AlGaN electron travel layer and the GaN cap layer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/547,461 US10777643B2 (en) | 2017-05-29 | 2019-08-21 | Method for manufacturing semiconductor device |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017-105731 | 2017-05-29 | ||
| JP2017105731A JP6957982B2 (en) | 2017-05-29 | 2017-05-29 | Semiconductor devices and their manufacturing methods |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US16/547,461 Division US10777643B2 (en) | 2017-05-29 | 2019-08-21 | Method for manufacturing semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20180342588A1 true US20180342588A1 (en) | 2018-11-29 |
Family
ID=64401384
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US15/897,180 Abandoned US20180342588A1 (en) | 2017-05-29 | 2018-02-15 | Semiconductor device and method for manufacturing the same |
| US16/547,461 Active US10777643B2 (en) | 2017-05-29 | 2019-08-21 | Method for manufacturing semiconductor device |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US16/547,461 Active US10777643B2 (en) | 2017-05-29 | 2019-08-21 | Method for manufacturing semiconductor device |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US20180342588A1 (en) |
| JP (1) | JP6957982B2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10957552B2 (en) * | 2018-09-24 | 2021-03-23 | International Business Machines Corporation | Extreme ultraviolet lithography patterning with directional deposition |
| CN115548111A (en) * | 2021-06-30 | 2022-12-30 | 苏州能讯高能半导体有限公司 | Epitaxial structure and its preparation method, semiconductor device and its preparation method |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116682861A (en) * | 2022-02-22 | 2023-09-01 | 北京大学 | Semiconductor device with p-type cap layer |
| CN119108411A (en) * | 2023-06-08 | 2024-12-10 | 联华电子股份有限公司 | GaN semiconductor devices |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060019435A1 (en) * | 2004-07-23 | 2006-01-26 | Scott Sheppard | Methods of fabricating nitride-based transistors with a cap layer and a recessed gate |
| US20130240897A1 (en) * | 2012-03-19 | 2013-09-19 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
| JP2016187025A (en) * | 2015-03-27 | 2016-10-27 | 富士通株式会社 | Semiconductor device |
| US20170092752A1 (en) * | 2015-04-10 | 2017-03-30 | Cambridge Electronics, Inc. | Iii-nitride semiconductors with recess regions and methods of manufacture |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3933592B2 (en) * | 2002-03-26 | 2007-06-20 | 三洋電機株式会社 | Nitride semiconductor device |
| US6986693B2 (en) | 2003-03-26 | 2006-01-17 | Lucent Technologies Inc. | Group III-nitride layers with patterned surfaces |
| WO2005062745A2 (en) * | 2003-10-10 | 2005-07-14 | The Regents Of The University Of California | GaN/AlGaN/GaN DISPERSION-FREE HIGH ELECTRON MOBILITY TRANSISTORS |
| JPWO2006013698A1 (en) | 2004-08-02 | 2008-05-01 | 日本電気株式会社 | Nitride semiconductor device and manufacturing method thereof |
| JP4869576B2 (en) * | 2004-09-29 | 2012-02-08 | 新日本無線株式会社 | Nitride semiconductor device and manufacturing method thereof |
| US7429534B2 (en) * | 2005-02-22 | 2008-09-30 | Sensor Electronic Technology, Inc. | Etching a nitride-based heterostructure |
| JP2008034411A (en) * | 2006-07-26 | 2008-02-14 | Toshiba Corp | Nitride semiconductor device |
| WO2009011100A1 (en) * | 2007-07-19 | 2009-01-22 | Mitsubishi Chemical Corporation | Iii nitride semiconductor substrate and method for cleaning the same |
| JP5045418B2 (en) * | 2007-11-28 | 2012-10-10 | 三菱化学株式会社 | GaN-based LED element, GaN-based LED element manufacturing method, and GaN-based LED element manufacturing template |
| JP4821778B2 (en) * | 2008-01-11 | 2011-11-24 | 沖電気工業株式会社 | Photoelectrochemical etching equipment |
| US8343824B2 (en) * | 2008-04-29 | 2013-01-01 | International Rectifier Corporation | Gallium nitride material processing and related device structures |
| JP5300514B2 (en) * | 2009-02-05 | 2013-09-25 | 三菱電機株式会社 | Semiconductor device |
| JP5396911B2 (en) | 2009-02-25 | 2014-01-22 | 富士通株式会社 | Compound semiconductor device and manufacturing method thereof |
| JP5923712B2 (en) * | 2011-06-13 | 2016-05-25 | パナソニックIpマネジメント株式会社 | Semiconductor device and manufacturing method thereof |
| WO2013008422A1 (en) | 2011-07-12 | 2013-01-17 | パナソニック株式会社 | Nitride semiconductor device and method for manufacturing same |
| KR101259126B1 (en) * | 2011-07-25 | 2013-04-26 | 엘지전자 주식회사 | Nitride-based heterojuction semiconductor device and method for the same |
| JP2013041986A (en) * | 2011-08-16 | 2013-02-28 | Advanced Power Device Research Association | GaN-BASED SEMICONDUCTOR DEVICE |
| US9123791B2 (en) * | 2014-01-09 | 2015-09-01 | Infineon Technologies Austria Ag | Semiconductor device and method |
-
2017
- 2017-05-29 JP JP2017105731A patent/JP6957982B2/en active Active
-
2018
- 2018-02-15 US US15/897,180 patent/US20180342588A1/en not_active Abandoned
-
2019
- 2019-08-21 US US16/547,461 patent/US10777643B2/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060019435A1 (en) * | 2004-07-23 | 2006-01-26 | Scott Sheppard | Methods of fabricating nitride-based transistors with a cap layer and a recessed gate |
| US20130240897A1 (en) * | 2012-03-19 | 2013-09-19 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
| JP2016187025A (en) * | 2015-03-27 | 2016-10-27 | 富士通株式会社 | Semiconductor device |
| US20170092752A1 (en) * | 2015-04-10 | 2017-03-30 | Cambridge Electronics, Inc. | Iii-nitride semiconductors with recess regions and methods of manufacture |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10957552B2 (en) * | 2018-09-24 | 2021-03-23 | International Business Machines Corporation | Extreme ultraviolet lithography patterning with directional deposition |
| CN115548111A (en) * | 2021-06-30 | 2022-12-30 | 苏州能讯高能半导体有限公司 | Epitaxial structure and its preparation method, semiconductor device and its preparation method |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2018200981A (en) | 2018-12-20 |
| JP6957982B2 (en) | 2021-11-02 |
| US10777643B2 (en) | 2020-09-15 |
| US20190378897A1 (en) | 2019-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107946358B (en) | An AlGaN/GaN heterojunction HEMT device compatible with Si-CMOS process and a manufacturing method thereof | |
| JP5071377B2 (en) | Compound semiconductor device and manufacturing method thereof | |
| US7906799B2 (en) | Nitride-based transistors with a protective layer and a low-damage recess | |
| US9111851B2 (en) | Enhancement mode gallium nitride based transistor device having a P type metal oxide layer comprising plurality of extension parts extending into the epitaxial stacked layer | |
| US8723226B2 (en) | Manufacturable enhancement-mode group III-N HEMT with a reverse polarization cap | |
| US20150144955A1 (en) | Isolated Gate Field Effect Transistor and Manufacture Method Thereof | |
| US20140239306A1 (en) | High electron mobility transistor and method of forming the same | |
| US10777643B2 (en) | Method for manufacturing semiconductor device | |
| CN103887334B (en) | GaN high electron mobility transistor and GaN diode | |
| CN107275397B (en) | Semiconductor device and method for manufacturing semiconductor device | |
| JP6199147B2 (en) | Field effect type compound semiconductor device and manufacturing method thereof | |
| US8796097B2 (en) | Selectively area regrown III-nitride high electron mobility transistor | |
| KR102261740B1 (en) | High frequency device and manufacturing method thereof | |
| US9755044B2 (en) | Method of manufacturing a transistor with oxidized cap layer | |
| US9018677B2 (en) | Semiconductor structure and method of forming the same | |
| US10720506B1 (en) | Method of manufacturing gate structure for gallium nitride high electron mobility transistor | |
| JP2011171640A (en) | Nitride semiconductor device and method of manufacturing the same | |
| US10373833B2 (en) | Semiconductor device and method for manufacturing the same | |
| CN106257686A (en) | Semiconductor device and manufacture method thereof | |
| US9570599B2 (en) | Transistor having nitride semiconductor used therein and method for manufacturing transistor having nitride semiconductor used therein | |
| KR20150146199A (en) | Nitride semiconductor and method for manufacturing thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: MITSUBISHI ELECTRIC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIKI, KOHEI;REEL/FRAME:044933/0924 Effective date: 20180131 |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
| STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |