[go: up one dir, main page]

US20160329082A1 - Storage device and operating method thereof - Google Patents

Storage device and operating method thereof Download PDF

Info

Publication number
US20160329082A1
US20160329082A1 US14/864,252 US201514864252A US2016329082A1 US 20160329082 A1 US20160329082 A1 US 20160329082A1 US 201514864252 A US201514864252 A US 201514864252A US 2016329082 A1 US2016329082 A1 US 2016329082A1
Authority
US
United States
Prior art keywords
program
latch unit
data
read
program data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US14/864,252
Other versions
US9508400B1 (en
Inventor
Dong Yeob CHUN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Assigned to SK Hynix Inc. reassignment SK Hynix Inc. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHUN, DONG YEOB
Publication of US20160329082A1 publication Critical patent/US20160329082A1/en
Application granted granted Critical
Publication of US9508400B1 publication Critical patent/US9508400B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/102—External programming circuits, e.g. EPROM programmers; In-circuit programming or reprogramming; EPROM emulators
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
    • G11C2216/20—Suspension of programming or erasing cells in an array in order to read other cells in it
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device

Definitions

  • Various exemplary embodiments relate generally to a storage device and an operating method thereof, and more particularly, to a read operation and a program operation of a storage device.
  • a storage device includes a memory controller and a memory device.
  • the storage device is controlled by a host.
  • a memory system includes the host and the storage device.
  • a memory controller controls the overall operations of the storage device and exchanges commands, data and addresses between the host and the memory device.
  • the memory device performs program, read and/or erase operations in response to the commands, the data and the addresses provided from the memory controller.
  • Various embodiments are directed to a storage device stopping a program operation and performing a read operation when the storage device receives a read command during the program operation.
  • a method of operating a storage device may include inputting program data to a first latch unit in response to a program command; transferring the program data in the first latch unit to a second latch unit immediately when a read command is received during the inputting of the program data; and performing a read operation using the first latch unit, during the inputting of the program data to the second latch unit.
  • a memory device may include a peripheral circuit suitable for performing program and read operations in response to program and read commands, respectively; and a control logic suitable for controlling the peripheral circuit to be immediately responsive to the read command during the program operation.
  • FIG. 1 is a diagram illustrating a storage device according to an embodiment
  • FIG. 2 is a diagram illustrating a storage device shown in FIG. 1 ;
  • FIG. 3 is a diagram illustrating a page buffer shown in FIG. 1 ;
  • FIG. 6 is a flowchart illustrating an operating method according to a second embodiment
  • FIG. 7 is a diagram illustrating an operating time according to a second embodiment
  • FIGS. 8A to 8F are diagrams illustrating data transfer according to a second embodiment
  • FIG. 9 is a flowchart illustrating an operating method according to a third embodiment
  • FIG. 10 is a diagram illustrating an operating time according to a third embodiment.
  • FIGS. 11A to 11F are diagrams illustrating data transfer according to a third embodiment.
  • a storage device 1000 may include a memory controller 100 and a memory device 200 .
  • the memory controller 100 may control overall operations of the storage device 1000 , and exchange commands, data and addresses between a host and the memory device 200 . For example, when the memory controller 100 receives a command for a program operation, the memory controller 100 may output a program command CMD_P, data DATA and an address ADD to the memory device 200 . When the memory controller 100 receives a command for a read operation, the memory controller 100 may output a read command CMD_R to the memory device 200 , Even when the memory device 200 is performing a program operation, the memory controller 100 may output the read command CMD_R to the memory device 200 .
  • the memory device 200 may temporarily stop performing the program operation and perform a read operation, or may perform the program operation and the read operation at the same time.
  • the memory device 200 may include double data rate synchronous dynamic random access memory (DDR SDRAM), low power double data rate4 (LPDDR4) SDRAM, graphics double data rate (GDDR) SDRAM, low power DDR (LPDDR), Rambus dynamic random access memory (RDRAM), or flash memory.
  • DDR SDRAM double data rate synchronous dynamic random access memory
  • LPDDR4 SDRAM low power double data rate4 SDRAM
  • GDDR graphics double data rate SDRAM
  • LPDDR low power DDR
  • RDRAM Rambus dynamic random access memory
  • flash memory flash memory
  • FIG. 2 is a diagram illustrating the memory device shown in FIG. 1 .
  • the memory device 200 may include a memory cell array 210 in which data is stored, a peripheral circuit 220 configured to perform a program operation, a read operation or an erase operation on the memory cell array 210 , and a control logic 230 configured to control the peripheral circuit 220 .
  • the memory cell array 210 may include a plurality of memory blocks, and each of the memory blocks may include a plurality of memory cells.
  • the peripheral circuit 220 may include a voltage generator 221 , a row decoder 222 , a page buffer unit 223 , a column decoder 224 and an input/output circuit 225 .
  • the voltage generator 221 may generate a program voltage Vpgm or a read voltage. Vread in response to a program signal PGM or a read signal READ. The voltage generator 221 may also generate various other voltages for various operations.
  • the row decoder 222 may transfer voltages output from the voltage generator 221 to a selected memory block in response to a row address RADD. For example, the row decoder 222 may transfer the program voltage Vpgm or the read voltage Vread to word lines WL coupled to the selected memory block.
  • the page buffer unit 223 may include a plurality of page buffers PB. Each of the page buffers PB may be coupled to each of the bit lines BL that are coupled to the memory blocks.
  • the page buffers PB included in the page buffer unit 223 may commonly operate in response to page buffer control signals PBSIG.
  • the column decoder 224 may transfer data applied through column lines CL to the page buffers PB through page lines PL in response to a column address CADD.
  • the input/output circuit 225 may input or output the data DATA in response to an input/output signal IN/OUT.
  • the input/output circuit 225 may transfer externally input data DATA to the column decoder 224 through the column lines CL, or externally output the data DATA provided through the column lines CL.
  • the control logic 230 may control the peripheral circuit 220 in response to the program command CMD_P and the address ADD, or the read command CMD_R.
  • the control logic 230 may control the peripheral circuit 220 so that the peripheral circuit 220 may perform a read operation in response to a current read command CMD_R after all program data is input and resume program operation in response to a previous program command CMD_P after completing the read operation when the read command CMD_R is currently provided to the control logic 230 during input of program data in response to the previous program command CMD_P.
  • control logic 230 may control the peripheral circuit 220 so that the peripheral circuit 220 may temporarily stop input of the program data, perform a read operation in response to a current read command CMD_R, and then perform a program operation in response to a previous program command CMD_P after completing the read operation when the read command CMD_R is currently provided to the control logic 230 during the input of program data in response to the previous program command CMD_P.
  • control logic 230 may control the peripheral circuit 220 so that the peripheral circuit 220 may input the program data in response to a previous program command CMD_P and perform the read operation in response to a current read command CMD_R at the same time, and then perform a program operation in response to the previous program command CMD_P after completing the read operation and the input of the program data when the read command CMD_R is currently provided to the control logic 230 during the input of the program data in response to the previous program command CMD_P.
  • FIG. 3 is a diagram illustrating a page buffer shown in FIG. 2 .
  • the page buffer PB may include two or more latch units LAT 1 and LAT 2 .
  • the first latch unit LAT 1 may be a main latch unit, and the second latch unit LAT 2 may be a cache latch unit.
  • the page buffer PB in response to the page buffer signal PBSIG may input the data DATA transferred through the page line PL to one of the first and second latch units LAT 1 and LAT 2 , or output data from one of the first and second latch units LAT 1 and LAT 2 to the page line PL.
  • the page buffer PB may transfer the data between the first and second latch units LAT 1 and LAT 2 in response to the page buffer signal PBSIG.
  • FIG. 4 is a flowchart illustrating an operating method according to a first embodiment.
  • control logic 230 when the control logic 230 receives the program command CMD_P at step S 41 , the control logic 230 may control the peripheral circuit 220 to input program data to the page buffer unit 223 at step S 42 .
  • control logic 230 may suspend a read operation until all program data is input. For example, it may be determined whether the input of the program data for the program command CMD_P of step S 41 is completed at step S 44 ,
  • control logic 230 may continue to control the peripheral circuit 220 to input program data to the page buffer unit 223 .
  • the control logic 230 at step S 45 may control the peripheral circuit 220 to temporarily pause the program for the program command CMD_P of step S 41 .
  • the control logic 230 may control the peripheral circuit 220 to perform the read operation on the selected memory block in response to the read command CMD R of step S 43 .
  • the read operation may include reading the selected memory block to temporarily store the read data in the page buffer unit 223 , and outputting the data temporarily stored in the page buffer unit 223 through the page lines PL.
  • the control logic 230 at step 547 may control the peripheral circuit 220 to resume the paused program operation for the program command CMD_P of step S 41 .
  • FIG. 5 is a diagram illustrating an operating time according to a first embodiment.
  • program data may be input in response to the program command CMD_P.
  • FIG. 5 exemplarily shows the program data including program data DATA 1 to DATA 8 which may vary according to design. Even when the read command CMD_R is input while the program data DATA 1 to DATA 8 are being input, the read operation may not be performed until the input of all program data DATA 1 to DATA 8 is completed.
  • the program operation for the program command CMD_P may be temporarily paused.
  • the pause may last for a first time section PGM_S.
  • voltages for a read operation may be set in response to the read command CMD_R, and the read operation of the selected memory block may be performed for a second time section tR.
  • the read operation may include reading memory cells included in the selected memory block and inputting the read data to the page buffer unit 223 .
  • the data of the page buffer unit 223 may be output through the page lines PL. Subsequently, the paused program operation for the program command CMD_P may be resumed. The program operation may be performed for a third time section tPROG.
  • the total operating time may include a program data input time, a program pause time, a read voltage setting time, a read operating time, a read data output time and a program operating time.
  • a read operation may not be performed until all program data is input to the page buffer unit 223 .
  • FIG. 6 is a diagram illustrating an operating method according to a second embodiment.
  • control logic 230 when the control logic 230 receives the program command CMD_P at step S 61 , the control logic 230 may control the peripheral circuit 220 to input program data to the page buffer unit 223 at step S 62 .
  • a program operation may be performed at step S 67 in response to the program command CMD_P of step S 61 .
  • the input of the program data may be temporarily paused at step S 64 to immediately perform a read operation at step S 65 in response to the read command CMD_R of step S 63
  • the read operation may be performed to read memory cells included in a selected page of a first memory block. The read operation may be completed after all read data input to the page buffer unit 223 is output.
  • the paused input of program data may be resumed at step S 66 , and the program data may be input to the page buffer unit 223 .
  • the program operation of a second memory block may be performed at step S 67 .
  • the first memory block of the read operation and the second memory block of the program operation may be the same or different.
  • a description is made in reference to an example in which the first and second memory blocks are different.
  • FIG. 7 is a diagram illustrating an operating time according to a second embodiment.
  • program data may input in response to the program command CMD_P.
  • FIG. 7 exemplarily shows the program data including program data DATA 1 to DATA 8 , which may vary according to design.
  • the input of the program data may be temporarily paused, voltages for a read operation may be set in response to the read command CMD_R, and the read operation of a selected memory block may be performed for a fourth time section tR.
  • the read operation may include reading the memory cells included in the selected memory block and inputting the read data to the page buffer unit 223 .
  • the data of the page buffer unit 223 may be output through the page lines PL to complete the read operation.
  • the paused input of the program data may be resumed.
  • the read command CMD_R is received after a part DATA 1 to DATA 3 of the program data DATA 1 to DATA 8 are input to the page buffer unit 223 , all the remaining data DATA 4 to DATA 8 may be input to the page buffer unit 223 after the read operation is completed.
  • a program operation for the program command CMD_P may be performed with the input program data for a fifth time section tPROG.
  • the total operating time may include a program data input time, a read voltage setting time, a read operating time, a read data output time and a program operating time
  • the program data input process may be paused, and a read operation may be performed. Therefore, the read operation may be performed before the program operation.
  • FIGS. 8A to 8F are diagrams illustrating data transfer according to the second embodiment.
  • a memory cell array 210 may include a plurality of memory blocks.
  • the first memory block may be selected for the read operation
  • the second memory block may be selected for the program operation.
  • the program data DATA 1 to DATA 3 may be sequentially input to the first latch unit LAT 1 of the page buffer PB (see step S 62 of FIG. 6 ).
  • the input of the program data may be paused according to the interrupted input read command CMD_R (see step S 63 of FIG. 6 ), and the data DATA 1 to DATA 3 of the first latch unit LAT 1 may be transferred to the second latch unit LAT 2 .
  • the read operation CMD_R may be performed to the first memory block selected for the read operation.
  • the read data may be output via the first latch unit LAT 1 .
  • the read operation may be completed.
  • the data DATA 1 to DATA 3 temporarily transferred to the second latch unit LAT 2 may be transferred back to the first latch unit LAT 1 .
  • the paused input of the program data may be resumed, so that the remaining program data DATA 4 to DATA 8 may be input to the first latch unit LAT 1 .
  • the program operation may be performed to the second memory block with the program data DATA 1 to DATA 8 of the first latch unit.
  • FIG. 9 is a flowchart illustrating an operating method according to a third embodiment.
  • control logic 230 when the control logic 230 receives the program command CMD_P at step S 91 , the control logic 230 may control the peripheral circuit 220 to input program data to the page buffer unit 223 at step S 92 .
  • a program operation may be performed at step S 97 in response to the program command CMD_P of step S 91 .
  • both of a read operation for the read command CMD_R and the input of the program data for the program command CMD_P may be concurrently performed at step S 95 , which may reduce the total operating time.
  • the read operation performed at step S 95 may include reading selected memory cells and inputting the read data to the page buffer unit 223 .
  • the read data of the page buffer unit 223 may be output at step S 96 , and a program operation of the selected memory block may be performed with the program data of the page buffer unit 223 at step S 97 .
  • FIG. 10 is a diagram illustrating an operating time according to a third embodiment.
  • program data may be input in response to the program command CMD_P.
  • FIG. 10 exemplarily shows the program data including program data DATA 1 to DATA 8 , which may vary according to design.
  • voltages for a read operation may be set in response to the read command CMD_R, and the read operation of the selected memory block may be performed for a sixth time section tR with continuation of the input of the program data.
  • the read operation performed for the sixth time section tR may include sensing data from selected memory cells,
  • the program data, for example DATA 4 to DATA 8 shown in FIG. 10 may be input to the page buffer unit 223 during the read operation, or for the sixth time section tR.
  • the read data may be output through the page lines PL, thereby completing the read operation.
  • a program operation may be performed for a seventh time section tPROG in response to the program command CMD_P with the program data of the page buffer unit 223 .
  • the total operating time may include a program data input time, a read voltage setting time, a read data output time and a program operating time.
  • both of the program data input process and the read operation may be concurrently performed so that the read operation may be performed before the program operation, and the operating time may be reduced.
  • FIGS. 11A to 11F are diagrams illustrating data transfer according to the third embodiment.
  • the memory cell array 210 may include a plurality of memory blocks.
  • the first memory block may be selected for the read operation
  • the second memory block may be selected for the program operation.
  • the program data DATA 1 to DATA 3 may be sequentially input to the first latch unit LAT 1 of the page buffer PB (see step S 92 of FIG. 9 ).
  • the input of the program data may be paused according to the interrupted input read command CMD_R (see step S 93 of FIG. 9 ), and the data DATA 1 to DATA 3 of the first latch unit LAT 1 may be transferred to the second latch unit LAT 2 .
  • the read operation CMD_R may be performed to the first memory block selected for the read operation.
  • the read data may be input to the first latch unit LAT 1 .
  • the program data DATA 4 to DATA 8 may be input to the second latch unit LAT 2 . Therefore, all program data DATA 1 to DATA 8 may be input to the second latch unit LAT 2 without pause of the input of the program data even while the read operation is performed in response to the interrupted input read command CMD_R.
  • the read data of the first latch unit LAT 1 may be output, thereby completing the read operation.
  • all of the program data DATA 1 to DATA 8 of the second latch unit LAT 2 may be transferred to the first latch unit LAT 1 .
  • a program operation may be performed to the second memory block with the program data of the first latch unit LAT 1 .
  • the memory device when a memory device receives a read command during a program operation, the memory device may immediately perform a read operation, so that the operating time required for the read operation and the program operation may be reduced to improve performance of a storage device including the memory device.

Landscapes

  • Read Only Memory (AREA)

Abstract

A storage device includes a memory controller suitable for outputting a program command or a read command; and a memory device suitable for performing a program operation in response to the program command, and immediately performing a read operation when the read command is received during the program operation.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • The present application claims priority to Korean patent application number 10-2015-0063233, filed on May 6, 2015, the entire disclosure of which is herein incorporated by reference in its entirety
    • BACKGROUND
  • 1. Field of Invention
  • Various exemplary embodiments relate generally to a storage device and an operating method thereof, and more particularly, to a read operation and a program operation of a storage device.
  • 2. Description of Related Art
  • A storage device includes a memory controller and a memory device. The storage device is controlled by a host. A memory system includes the host and the storage device.
  • The host communicates with the storage device through an interface protocol, such as peripheral component interconnect Express (PCI-E), advanced technology attachment (ATA), serial ATA (SATA), parallel ATA (PATA), serial attached SCSI (SAC), universal serial bus (USB), multi-media card (MMC), enhanced Small Disk Interface (ESDI), integrated drive electronics (IDE), and so forth.
  • A memory controller controls the overall operations of the storage device and exchanges commands, data and addresses between the host and the memory device.
  • The memory device performs program, read and/or erase operations in response to the commands, the data and the addresses provided from the memory controller.
    • SUMMARY
  • Various embodiments are directed to a storage device stopping a program operation and performing a read operation when the storage device receives a read command during the program operation.
  • According to an embodiment, a storage device includes a memory controller suitable for outputting a program command or a read command; and a memory device suitable for performing a program operation in response to the program command, and performing a read operation immediately when the read command is received during the program operation.
  • According to an embodiment, a method of operating a storage device may include inputting program data to a first latch unit in response to a program command; temporarily pausing the inputting of the program data, and transferring the program data in the first latch unit to a second latch unit immediately when a read command is received during the inputting of the program data; and performing a read operation using the first latch unit.
  • According to an embodiment, a method of operating a storage device may include inputting program data to a first latch unit in response to a program command; transferring the program data in the first latch unit to a second latch unit immediately when a read command is received during the inputting of the program data; and performing a read operation using the first latch unit, during the inputting of the program data to the second latch unit.
  • According to an embodiment, a memory device may include a peripheral circuit suitable for performing program and read operations in response to program and read commands, respectively; and a control logic suitable for controlling the peripheral circuit to be immediately responsive to the read command during the program operation.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a diagram illustrating a storage device according to an embodiment;
  • FIG. 2 is a diagram illustrating a storage device shown in FIG. 1;
  • FIG. 3 is a diagram illustrating a page buffer shown in FIG. 1;
  • FIG. 4 is a flowchart illustrating an operating method according to a first embodiment;
  • FIG. 5 is a diagram illustrating an operating time according to a first embodiment;
  • FIG. 6 is a flowchart illustrating an operating method according to a second embodiment;
  • FIG. 7 is a diagram illustrating an operating time according to a second embodiment;
  • FIGS. 8A to 8F are diagrams illustrating data transfer according to a second embodiment;
  • FIG. 9 is a flowchart illustrating an operating method according to a third embodiment;
  • FIG. 10 is a diagram illustrating an operating time according to a third embodiment; and
  • FIGS. 11A to 11F are diagrams illustrating data transfer according to a third embodiment.
    •  DETAILED DESCRIPTION
  • Hereinafter, various exemplary embodiments will be described in detail with reference to the accompanying drawings. In the drawings, thicknesses and lengths of components may be exaggerated for convenience. In the following description, a detailed explanation of related functions and constitutions may be omitted for simplicity and conciseness. Like reference numerals refer to like elements throughout the specification and drawings.
  • FIG. 1 a diagram illustrating a storage device according to an embodiment.
  • Referring to FIG. 1, a storage device 1000 may include a memory controller 100 and a memory device 200.
  • The memory controller 100 may control overall operations of the storage device 1000, and exchange commands, data and addresses between a host and the memory device 200. For example, when the memory controller 100 receives a command for a program operation, the memory controller 100 may output a program command CMD_P, data DATA and an address ADD to the memory device 200. When the memory controller 100 receives a command for a read operation, the memory controller 100 may output a read command CMD_R to the memory device 200, Even when the memory device 200 is performing a program operation, the memory controller 100 may output the read command CMD_R to the memory device 200.
  • When the read command CMD_R is received during the program operation, the memory device 200 may temporarily stop performing the program operation and perform a read operation, or may perform the program operation and the read operation at the same time.
  • The memory device 200 may include double data rate synchronous dynamic random access memory (DDR SDRAM), low power double data rate4 (LPDDR4) SDRAM, graphics double data rate (GDDR) SDRAM, low power DDR (LPDDR), Rambus dynamic random access memory (RDRAM), or flash memory. A memory device 200 that uses flash memory will be used as an example, below.
  • FIG. 2 is a diagram illustrating the memory device shown in FIG. 1.
  • Referring to FIG. 2, the memory device 200 may include a memory cell array 210 in which data is stored, a peripheral circuit 220 configured to perform a program operation, a read operation or an erase operation on the memory cell array 210, and a control logic 230 configured to control the peripheral circuit 220.
  • The memory cell array 210 may include a plurality of memory blocks, and each of the memory blocks may include a plurality of memory cells.
  • The peripheral circuit 220 may include a voltage generator 221, a row decoder 222, a page buffer unit 223, a column decoder 224 and an input/output circuit 225.
  • The voltage generator 221 may generate a program voltage Vpgm or a read voltage. Vread in response to a program signal PGM or a read signal READ. The voltage generator 221 may also generate various other voltages for various operations.
  • The row decoder 222 may transfer voltages output from the voltage generator 221 to a selected memory block in response to a row address RADD. For example, the row decoder 222 may transfer the program voltage Vpgm or the read voltage Vread to word lines WL coupled to the selected memory block.
  • The page buffer unit 223 may include a plurality of page buffers PB. Each of the page buffers PB may be coupled to each of the bit lines BL that are coupled to the memory blocks. The page buffers PB included in the page buffer unit 223 may commonly operate in response to page buffer control signals PBSIG.
  • The column decoder 224 may transfer data applied through column lines CL to the page buffers PB through page lines PL in response to a column address CADD.
  • The input/output circuit 225 may input or output the data DATA in response to an input/output signal IN/OUT. For example, the input/output circuit 225 may transfer externally input data DATA to the column decoder 224 through the column lines CL, or externally output the data DATA provided through the column lines CL.
  • The control logic 230 may control the peripheral circuit 220 in response to the program command CMD_P and the address ADD, or the read command CMD_R. The control logic 230 may control the peripheral circuit 220 so that the peripheral circuit 220 may perform a read operation in response to a current read command CMD_R after all program data is input and resume program operation in response to a previous program command CMD_P after completing the read operation when the read command CMD_R is currently provided to the control logic 230 during input of program data in response to the previous program command CMD_P. Alternatively, the control logic 230 may control the peripheral circuit 220 so that the peripheral circuit 220 may temporarily stop input of the program data, perform a read operation in response to a current read command CMD_R, and then perform a program operation in response to a previous program command CMD_P after completing the read operation when the read command CMD_R is currently provided to the control logic 230 during the input of program data in response to the previous program command CMD_P. Alternatively, the control logic 230 may control the peripheral circuit 220 so that the peripheral circuit 220 may input the program data in response to a previous program command CMD_P and perform the read operation in response to a current read command CMD_R at the same time, and then perform a program operation in response to the previous program command CMD_P after completing the read operation and the input of the program data when the read command CMD_R is currently provided to the control logic 230 during the input of the program data in response to the previous program command CMD_P.
  • FIG. 3 is a diagram illustrating a page buffer shown in FIG. 2.
  • Referring to FIG. 3, since all of the page buffers PB included in the page buffer unit 223 may be the same, only one of the page buffers PB is described as an example.
  • The page buffer PB may include two or more latch units LAT1 and LAT2. The first latch unit LAT1 may be a main latch unit, and the second latch unit LAT2 may be a cache latch unit.
  • The page buffer PB in response to the page buffer signal PBSIG may input the data DATA transferred through the page line PL to one of the first and second latch units LAT1 and LAT2, or output data from one of the first and second latch units LAT1 and LAT2 to the page line PL. In addition, the page buffer PB may transfer the data between the first and second latch units LAT1 and LAT2 in response to the page buffer signal PBSIG.
  • A method of operating the above-described memory device when a read command is currently input during a program operation in response to a previous program command is described below.
  • FIG. 4 is a flowchart illustrating an operating method according to a first embodiment.
  • Referring to FIG. 4, when the control logic 230 receives the program command CMD_P at step S41, the control logic 230 may control the peripheral circuit 220 to input program data to the page buffer unit 223 at step S42.
  • When the control logic 230 receives the read command CMD_R at step S43 while the program data is being input in response to the program command CMD_P of step S41, the control logic 230 may suspend a read operation until all program data is input. For example, it may be determined whether the input of the program data for the program command CMD_P of step S41 is completed at step S44,
  • When the input of the program data is not completed as a result of determination at step S44 (NO), the control logic 230 may continue to control the peripheral circuit 220 to input program data to the page buffer unit 223.
  • When the input of the program data is completed as the result of determination at step S44 (YES), the control logic 230 at step S45 may control the peripheral circuit 220 to temporarily pause the program for the program command CMD_P of step S41. Subsequently at step S46, the control logic 230 may control the peripheral circuit 220 to perform the read operation on the selected memory block in response to the read command CMD R of step S43. The read operation may include reading the selected memory block to temporarily store the read data in the page buffer unit 223, and outputting the data temporarily stored in the page buffer unit 223 through the page lines PL. When the read operation for the read command CMD_R of step S43 is completed, the control logic 230 at step 547 may control the peripheral circuit 220 to resume the paused program operation for the program command CMD_P of step S41.
  • FIG. 5 is a diagram illustrating an operating time according to a first embodiment.
  • Referring to FIG. 5, program data may be input in response to the program command CMD_P. FIG. 5 exemplarily shows the program data including program data DATA1 to DATA8 which may vary according to design. Even when the read command CMD_R is input while the program data DATA1 to DATA8 are being input, the read operation may not be performed until the input of all program data DATA1 to DATA8 is completed.
  • When the input of all program data DATA1 to DATA8 is completed, the program operation for the program command CMD_P may be temporarily paused. The pause may last for a first time section PGM_S. After the first time section PGM_S, voltages for a read operation may be set in response to the read command CMD_R, and the read operation of the selected memory block may be performed for a second time section tR. The read operation may include reading memory cells included in the selected memory block and inputting the read data to the page buffer unit 223.
  • When all data read from the selected memory block is input to the page buffer unit 223, the data of the page buffer unit 223 may be output through the page lines PL. Subsequently, the paused program operation for the program command CMD_P may be resumed. The program operation may be performed for a third time section tPROG.
  • According to the first embodiment, the total operating time may include a program data input time, a program pause time, a read voltage setting time, a read operating time, a read data output time and a program operating time.
  • In accordance with the first embodiment of the present invention, even when a read command is received while program data for a program operation is being input to the page buffer unit 223, a read operation may not be performed until all program data is input to the page buffer unit 223.
  • FIG. 6 is a diagram illustrating an operating method according to a second embodiment.
  • Referring to FIG. 6, when the control logic 230 receives the program command CMD_P at step S61, the control logic 230 may control the peripheral circuit 220 to input program data to the page buffer unit 223 at step S62.
  • After all program data is completely input with absence of the read command CMD_R (“NO” at step S63), a program operation may be performed at step S67 in response to the program command CMD_P of step S61.
  • When the control logic 230 receives the read command CMD_R while the program data is being input to the page buffer unit 223 in response to the program command CMD_P of step S41 (“YES” at step S63), the input of the program data may be temporarily paused at step S64 to immediately perform a read operation at step S65 in response to the read command CMD_R of step S63 The read operation may be performed to read memory cells included in a selected page of a first memory block. The read operation may be completed after all read data input to the page buffer unit 223 is output.
  • Upon the completion of the read operation, the paused input of program data may be resumed at step S66, and the program data may be input to the page buffer unit 223. When all program data is input to the page buffer unit 223, the program operation of a second memory block may be performed at step S67.
  • The first memory block of the read operation and the second memory block of the program operation may be the same or different. Hereinafter, a description is made in reference to an example in which the first and second memory blocks are different.
  • FIG. 7 is a diagram illustrating an operating time according to a second embodiment.
  • Referring to FIG. 7, program data may input in response to the program command CMD_P. FIG. 7 exemplarily shows the program data including program data DATA1 to DATA8, which may vary according to design.
  • When the read command CMD_R is input while the program data DATA1 to DATA8 are being input, the input of the program data may be temporarily paused, voltages for a read operation may be set in response to the read command CMD_R, and the read operation of a selected memory block may be performed for a fourth time section tR. The read operation may include reading the memory cells included in the selected memory block and inputting the read data to the page buffer unit 223.
  • When all data read from the selected memory block is input to the page buffer unit 223, the data of the page buffer unit 223 may be output through the page lines PL to complete the read operation.
  • When the read operation is completed, the paused input of the program data may be resumed. For example as shown in FIG. 7, when the read command CMD_R is received after a part DATA1 to DATA3 of the program data DATA1 to DATA8 are input to the page buffer unit 223, all the remaining data DATA4 to DATA8 may be input to the page buffer unit 223 after the read operation is completed. When all program data DATA1 to DATA8 are input, a program operation for the program command CMD_P may be performed with the input program data for a fifth time section tPROG.
  • According to the second embodiment, the total operating time may include a program data input time, a read voltage setting time, a read operating time, a read data output time and a program operating time
  • In accordance with the second embodiment of the present invention, when a read command is received while program data for a program operation is being input to the page buffer unit 223, the program data input process may be paused, and a read operation may be performed. Therefore, the read operation may be performed before the program operation.
  • FIGS. 8A to 8F are diagrams illustrating data transfer according to the second embodiment.
  • Referring to FIG. 8A, a memory cell array 210 may include a plurality of memory blocks. For example, the first memory block may be selected for the read operation, and the second memory block may be selected for the program operation. In response to the program command CMD_P, the program data DATA1 to DATA3 may be sequentially input to the first latch unit LAT1 of the page buffer PB (see step S62 of FIG. 6).
  • Referring to FIG. 8B, the input of the program data may be paused according to the interrupted input read command CMD_R (see step S63 of FIG. 6), and the data DATA1 to DATA3 of the first latch unit LAT1 may be transferred to the second latch unit LAT2.
  • Referring to FIG. 8C, the read operation CMD_R may be performed to the first memory block selected for the read operation. The read data may be output via the first latch unit LAT1. When all read data is output via the first latch unit LAT1, the read operation may be completed.
  • Referring to FIG. 8D, when the read operation is completed, the data DATA1 to DATA3 temporarily transferred to the second latch unit LAT2 may be transferred back to the first latch unit LAT1.
  • Referring to FIG. 8E, the paused input of the program data may be resumed, so that the remaining program data DATA4 to DATA8 may be input to the first latch unit LAT1.
  • Referring to FIG. 8F, when all program data is input to the first latch unit, the program operation may be performed to the second memory block with the program data DATA1 to DATA8 of the first latch unit.
  • FIG. 9 is a flowchart illustrating an operating method according to a third embodiment.
  • Referring to FIG, 9, when the control logic 230 receives the program command CMD_P at step S91, the control logic 230 may control the peripheral circuit 220 to input program data to the page buffer unit 223 at step S92.
  • After all program data is completely input with absence of the read command CMD_R (“NO” at step S93), a program operation may be performed at step S97 in response to the program command CMD_P of step S91.
  • When the control logic 230 receives the read command CMD_R while the program data is being input to the page buffer unit 223 in response to the program command CMD_P of step S91 (“YES” at step S93), both of a read operation for the read command CMD_R and the input of the program data for the program command CMD_P may be concurrently performed at step S95, which may reduce the total operating time. The read operation performed at step S95 may include reading selected memory cells and inputting the read data to the page buffer unit 223. After completion of both of the read command CMD_R and the input of the program data for the program command CMD_P, the read data of the page buffer unit 223 may be output at step S96, and a program operation of the selected memory block may be performed with the program data of the page buffer unit 223 at step S97.
  • FIG. 10 is a diagram illustrating an operating time according to a third embodiment.
  • Referring to FIG. 10, program data may be input in response to the program command CMD_P. FIG. 10 exemplarily shows the program data including program data DATA1 to DATA8, which may vary according to design.
  • When the read command CMD_R is input while the program data DATA1 to DATA8 are being input, voltages for a read operation may be set in response to the read command CMD_R, and the read operation of the selected memory block may be performed for a sixth time section tR with continuation of the input of the program data. The read operation performed for the sixth time section tR may include sensing data from selected memory cells, The program data, for example DATA4 to DATA8 shown in FIG. 10 may be input to the page buffer unit 223 during the read operation, or for the sixth time section tR.
  • When all the data read from the selected memory block is input to the page buffer unit 223, the read data may be output through the page lines PL, thereby completing the read operation.
  • Upon completion of the read operation, a program operation may be performed for a seventh time section tPROG in response to the program command CMD_P with the program data of the page buffer unit 223.
  • As described above, according to the third embodiment, the total operating time may include a program data input time, a read voltage setting time, a read data output time and a program operating time.
  • In accordance with the third embodiment of the present invention, when a read command is received while program data for a program operation is being input to the page buffer unit 223, both of the program data input process and the read operation may be concurrently performed so that the read operation may be performed before the program operation, and the operating time may be reduced.
  • FIGS. 11A to 11F are diagrams illustrating data transfer according to the third embodiment.
  • Referring to FIG. 11A, the memory cell array 210 may include a plurality of memory blocks. For example, the first memory block may be selected for the read operation, and the second memory block may be selected for the program operation. In response to the program command CMD_P, the program data DATA1 to DATA3 may be sequentially input to the first latch unit LAT1 of the page buffer PB (see step S92 of FIG. 9).
  • Referring to FIG. 11B, the input of the program data may be paused according to the interrupted input read command CMD_R (see step S93 of FIG. 9), and the data DATA1 to DATA3 of the first latch unit LAT1 may be transferred to the second latch unit LAT2.
  • Referring to FIG. 11C, the read operation CMD_R may be performed to the first memory block selected for the read operation. The read data may be input to the first latch unit LAT1. Concurrently, the program data DATA4 to DATA8 may be input to the second latch unit LAT2. Therefore, all program data DATA1 to DATA8 may be input to the second latch unit LAT2 without pause of the input of the program data even while the read operation is performed in response to the interrupted input read command CMD_R.
  • Referring to FIG. 11D, when all read data is input to the first latch unit LAT1 and the program data DATA4 to DATA8 are input to the second latch unit LAT2, the read data of the first latch unit LAT1 may be output, thereby completing the read operation.
  • Referring to FIG. 11E, upon the completion of the read operation, all of the program data DATA1 to DATA8 of the second latch unit LAT2 may be transferred to the first latch unit LAT 1.
  • Referring to FIG. 11F, when the all program data is transferred to the first latch unit LAT1, a program operation may be performed to the second memory block with the program data of the first latch unit LAT1.
  • According to various embodiments of the present invention, when a memory device receives a read command during a program operation, the memory device may immediately perform a read operation, so that the operating time required for the read operation and the program operation may be reduced to improve performance of a storage device including the memory device.
  • It will be apparent to those skilled in the art that various modifications can be made to the above-described exemplary embodiments of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover all such modifications provided they come within the scope of the appended claims and their equivalents.

Claims (14)

1. A storage device, comprising:
a memory controller suitable for outputting a program command or a read command; and
a memory device suitable for inputting program data to a first latch unit in response to the program command, temporarily pausing the inputting of the program data, and transferring the program data in the first latch unit to a second latch unit immediately when the read command is received during the inputting of the program data, performing a read operation using the first latch unit, transferring the program data back from the second latch unit to the first latch unit upon completion of the read operation, resuming the inputting of the program data to the first latch unit, and performing a program operation with the program data in the first latch unit.
2. The storage device of claim 1, wherein the memory device comprises:
a plurality of memory blocks;
a peripheral circuit suitable for performing the program operation or the read operation on the plurality of memory blocks; and
a control logic suitable for controlling the peripheral circuit to perform the program operation in response to the program command, and to perform the read operation immediately when the read command is received during the program operation.
3. The storage device of claim 2, wherein the peripheral circuit comprises:
a voltage generator suitable for generating program and read voltages in response to program and read signals, respectively;
a row decoder suitable for transferring the program and read voltages to the memory blocks;
a plurality of page buffers suitable for buffering data;
an interfacing unit suitable for transferring the data between the page buffers and an external device.
4. The storage device of claim 3, wherein each of the page buffers includes the first and second latch units.
5. The storage device of claim 4,
wherein the first and second latch units and the interfacing unit are coupled through page lines, and
wherein the memory blocks and the page buffers are coupled through bit lines.
6. The storage device of claim 4, wherein the first and second latch units exchange the data with one another.
7. The storage device of claim 4, wherein each of the first and second latch units receives the data provided from the interfacing unit.
8-11. (canceled)
12. A method of operating a storage device, the method comprising:
inputting program data to a first latch unit in response to a program command;
temporarily pausing the inputting of the program data, and transferring the program data in the first latch unit to a second latch unit immediately when a read command is received during the inputting of the program data; and
inputting read data from memory blocks to the first latch unit;
externally outputting the read data in the first latch unit;
transferring the program data in the second latch unit to the first latch unit;
resuming the inputting of the program data to the first latch unit; and
performing a program operation with the program data in the first latch unit.
13-14. (canceled)
15. A method of operating a storage device, the method comprising:
inputting program data to a first latch unit in response to a program command;
transferring the program data stored in the first latch unit to a second latch unit immediately when a read command is received during the inputting of the program data,
performing a read operation using the first latch unit, and inputting the program data to the second latch unit during the read operation,
transferring the program data back from the second latch unit to the first latch unit upon completion of the read operation and the inputting of the program data, and
performing a program operation with the program data stored in the first latch unit.
16. The method of claim 15, further comprising outputting the read data in the first latch unit when all read data is input to the first latch unit and all program data is input to the second latch unit.
17-20. (canceled)
21. A storage device, comprising:
a memory controller suitable for outputting a program command or a read command; and
a memory device suitable for inputting program data to a first latch unit in response to the program command, transferring the program data stored in the first latch unit to a second latch unit immediately when a read command is received during the inputting of the program data, performing a read operation using the first latch unit and inputting the program data to the second latch unit during the read operation, transferring the program data back from the second latch unit to the first latch unit upon completion of the read operation and the inputting of the program data, and performing the program operation with the program data in the first latch unit.
US14/864,252 2015-05-06 2015-09-24 Storage device and operating method thereof Active US9508400B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020150063233A KR102356071B1 (en) 2015-05-06 2015-05-06 Storage device and operating method thereof
KR10-2015-0063233 2015-05-06

Publications (2)

Publication Number Publication Date
US20160329082A1 true US20160329082A1 (en) 2016-11-10
US9508400B1 US9508400B1 (en) 2016-11-29

Family

ID=57222881

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/864,252 Active US9508400B1 (en) 2015-05-06 2015-09-24 Storage device and operating method thereof

Country Status (3)

Country Link
US (1) US9508400B1 (en)
KR (1) KR102356071B1 (en)
CN (1) CN106128504B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180268908A1 (en) * 2017-03-15 2018-09-20 Toshiba Memory Corporation Memory system
US20250036310A1 (en) * 2023-07-25 2025-01-30 Kioxia Corporation Semiconductor storage device

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110554971A (en) * 2018-06-01 2019-12-10 北京兆易创新科技股份有限公司 Method, device and storage medium for responding to read operation during programming
KR102577268B1 (en) * 2018-10-15 2023-09-12 에스케이하이닉스 주식회사 Memory device and operating method thereof
KR102833711B1 (en) 2019-05-09 2025-07-14 에스케이하이닉스 주식회사 Controller and memory system having the same
KR20200139496A (en) 2019-06-04 2020-12-14 에스케이하이닉스 주식회사 Memory device and operating method thereof
KR102724235B1 (en) 2019-11-05 2024-10-31 에스케이하이닉스 주식회사 Memory system, memory device, and operating method of memory system
JP7461794B2 (en) * 2020-05-15 2024-04-04 ルネサスエレクトロニクス株式会社 Semiconductor Device

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6934816B2 (en) * 2001-08-07 2005-08-23 Integrated Device Technology, Inc. Integrated circuit memory devices having asynchronous flow-through capability
JP2003233986A (en) * 2002-02-07 2003-08-22 Sony Corp Semiconductor storage device
US6983428B2 (en) * 2002-09-24 2006-01-03 Sandisk Corporation Highly compact non-volatile memory and method thereof
JP4214978B2 (en) * 2004-05-18 2009-01-28 ソニー株式会社 Semiconductor memory device and signal processing system
KR100609568B1 (en) * 2004-07-15 2006-08-08 에스티마이크로일렉트로닉스 엔.브이. Page buffer of nonvolatile memory device, program method and read method using same
KR100680486B1 (en) * 2005-03-30 2007-02-08 주식회사 하이닉스반도체 Page buffer circuit of flash memory device with improved operation performance and control methods for read and program operations of the same
KR100648288B1 (en) * 2005-07-22 2006-11-23 삼성전자주식회사 Redundancy Selection Circuit of Nonvolatile Memory Device
KR101194840B1 (en) * 2006-12-28 2012-10-25 삼성전자주식회사 Memory cell programming method and semiconductor memory device
KR20110110106A (en) * 2008-12-09 2011-10-06 램버스 인코포레이티드 Nonvolatile Memory Devices for Parallel and Pipelined Memory Operations
KR20140059102A (en) 2009-06-10 2014-05-15 마이크론 테크놀로지, 인크. Suspension of memory operations for reduced read latency in memory arrays
JP2013033560A (en) * 2009-12-03 2013-02-14 Panasonic Corp Semiconductor memory device
KR101148352B1 (en) * 2010-11-02 2012-05-21 에스케이하이닉스 주식회사 Semiconductor memory device and method for operating thereof
KR20120069953A (en) 2010-12-21 2012-06-29 에스케이하이닉스 주식회사 Non-volitile memory device and method thereof
KR102083490B1 (en) 2012-08-08 2020-03-03 삼성전자 주식회사 Nonvolatile memory device, memory system including the same and method of controlling command execution of the nonvolatile memory device
KR20140142759A (en) * 2013-05-31 2014-12-15 에스케이하이닉스 주식회사 Nonvolatile memory device and operation method for the same and system including nonvolatile memory device
KR102226367B1 (en) * 2014-01-02 2021-03-12 삼성전자주식회사 Nonvolatile memory device and nonvolatile memory system including the same
KR102203298B1 (en) * 2014-08-01 2021-01-15 삼성전자주식회사 Nonvolatile memory device and driving method of the same
US9829966B2 (en) * 2014-09-15 2017-11-28 Apple Inc. Method for preparing a system for a power loss

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180268908A1 (en) * 2017-03-15 2018-09-20 Toshiba Memory Corporation Memory system
US10276244B2 (en) * 2017-03-15 2019-04-30 Toshiba Memory Corporation Memory system
US20250036310A1 (en) * 2023-07-25 2025-01-30 Kioxia Corporation Semiconductor storage device

Also Published As

Publication number Publication date
CN106128504A (en) 2016-11-16
KR102356071B1 (en) 2022-01-27
KR20160131268A (en) 2016-11-16
CN106128504B (en) 2020-12-15
US9508400B1 (en) 2016-11-29

Similar Documents

Publication Publication Date Title
US9508400B1 (en) Storage device and operating method thereof
US10783095B2 (en) Semiconductor memory device and continuous reading method for the same
CN110321068B (en) Memory controller and method of operating a memory controller
US10902928B2 (en) Memory system, operation method thereof, and nonvolatile memory device
US10685714B2 (en) Memory device for performing a selective erase operation and memory system having the same
US8935467B2 (en) Memory system, and a method of controlling an operation thereof
CN112542186B (en) Memory device and method of operating the same
KR20150124751A (en) Nonvolatile memory system
KR20180104839A (en) Data transfer training method and data storage device performing the same
US11442664B2 (en) Memory system and method of operating the same
US9424183B2 (en) Data storage device and method for operating the same
CN110488965B (en) Memory device and memory system including the same
US11501836B2 (en) Memory device for controlling voltage of bit line and method of operating the same
US11237768B2 (en) Memory device changing memory area in which data is stored and operating method thereof
US20190227715A1 (en) Memory controller and operating method thereof
JP5925549B2 (en) Memory system and bank interleaving method
JP2022047854A (en) Memory system
US20160328171A1 (en) Semiconductor memory device, operating method thereof, and data storage device including the same
KR20220165109A (en) Memory device performing incremental step pulse program operation and operation method thereof
US12315573B2 (en) Method and apparatus to reduce power consumption of page buffer circuitry in a non-volatile memory device
KR102355436B1 (en) Data storage device
US12494254B2 (en) Memory device and method of managing temperature of the same
TWI631459B (en) Memory device and its operation method

Legal Events

Date Code Title Description
AS Assignment

Owner name: SK HYNIX INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHUN, DONG YEOB;REEL/FRAME:036681/0805

Effective date: 20150916

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8