US20160185593A1 - Wafer level package for a mems sensor device and corresponding manufacturing process - Google Patents
Wafer level package for a mems sensor device and corresponding manufacturing process Download PDFInfo
- Publication number
- US20160185593A1 US20160185593A1 US14/860,157 US201514860157A US2016185593A1 US 20160185593 A1 US20160185593 A1 US 20160185593A1 US 201514860157 A US201514860157 A US 201514860157A US 2016185593 A1 US2016185593 A1 US 2016185593A1
- Authority
- US
- United States
- Prior art keywords
- die
- front surface
- package
- mold compound
- connection structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/0032—Packages or encapsulation
- B81B7/007—Interconnections between the MEMS and external electrical signals
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00261—Processes for packaging MEMS devices
- B81C1/00301—Connecting electric signal lines from the MEMS device with external electrical signal lines, e.g. through vias
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/09—Packages
- B81B2207/091—Arrangements for connecting external electrical signals to mechanical structures inside the package
- B81B2207/098—Arrangements not provided for in groups B81B2207/092 - B81B2207/097
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2203/00—Forming microstructural systems
- B81C2203/01—Packaging MEMS
- B81C2203/0154—Moulding a cap over the MEMS device
-
- H10W70/093—
-
- H10W70/099—
-
- H10W72/0198—
-
- H10W72/072—
-
- H10W72/075—
-
- H10W72/853—
-
- H10W72/884—
-
- H10W72/9413—
-
- H10W74/00—
-
- H10W74/114—
-
- H10W74/142—
-
- H10W74/15—
-
- H10W90/722—
-
- H10W90/724—
-
- H10W90/732—
-
- H10W90/734—
-
- H10W90/752—
-
- H10W90/754—
Definitions
- the present disclosure relates to a wafer level package for a microelectromechanical (MEMS) sensor device and to a corresponding manufacturing process.
- MEMS microelectromechanical
- MEMS sensor devices such as accelerometers, gyroscopes, magnetometers, pressure or force sensors, follow a standard process flow of die-attach of dies to a substrate, wire bonding and encapsulation.
- FIG. 1 shows an exemplary MEMS sensor device 1 , with an LGA (Land Grid Array) package 2 .
- LGA Land Grid Array
- the MEMS sensor device 1 includes a first die 3 , including semiconductor material, e.g., silicon, and including a structural layer 3 ′ and an active layer 3 ′′, wherein a micromechanical sensing structure S is integrated and includes, for example, a membrane suspended over a cavity, an inertial mass, elastic elements and/or other micromechanical sensing parts.
- a first die 3 including semiconductor material, e.g., silicon, and including a structural layer 3 ′ and an active layer 3 ′′, wherein a micromechanical sensing structure S is integrated and includes, for example, a membrane suspended over a cavity, an inertial mass, elastic elements and/or other micromechanical sensing parts.
- First die 3 has a front surface 3 a, defined by the active layer 3 ′′, at which the micromechanical sensing structure S is formed, and a back surface 3 b , defined by the structural layer 3 ′, opposite to the front surface 3 a with respect to a vertical direction z (the first die 3 having a main extension in a horizontal plane xy, orthogonal to the vertical direction z).
- First die 3 may also integrate further mechanical or electronic components, depending on the applications.
- the MEMS sensor device 1 also includes a second die 4 , including semiconductor material, e.g., silicon, and including a respective structural layer 4 ′ and a respective active layer 4 ′′, wherein an electronic circuit A (so called ASIC—Application Specific Integrated Circuit), is integrated, shown schematically and operatively coupled to the micromechanical sensing structure S, e.g., to process electrical signals generated in response to detected quantities (such as linear or angular accelerations, pressures or forces) and to provide processed output signals outside of the package 2 .
- ASIC Application Specific Integrated Circuit
- Second die 4 has a respective front surface 4 a, defined by the active layer 4 ′′, at which the ASIC circuit A is formed, and a back surface 4 b, defined by the structural layer 4 ′, opposite to the front surface 4 a, with respect to vertical direction z.
- the first and second dies 3 , 4 are stacked in the vertical direction z, i.e., the first die 3 is arranged on the second die 4 , with the back surface 3 b of the first die attached to the front surface 4 a of the second die 4 , with the interposition of an adhesive layer 5 (or adhesive layers, as shown in the FIG. 1 ).
- the second die 4 has a horizontal extension (in the horizontal plane xy, orthogonal to vertical direction z), that is larger than a corresponding horizontal extension of the first die 3 .
- first and second dies 3 , 4 Electrical connections between the first and second dies 3 , 4 are made through wire bonding, with electrical wires 6 connecting first pads 7 carried by the front surface 3 a of the first die 3 to second pads 8 carried by the front surface 4 a of the second die 4 (arranged where the same front surface 4 a of the second die 4 is not covered by the first die 3 ).
- first pads 7 are electrically coupled to the micromechanical sensing structure S
- second pads 8 are electrically coupled to the ASIC circuit A.
- the MEMS sensor device 1 further includes a substrate 9 , e.g., a multi-layered substrate includes stacked conductive and dielectric layers, which acts as a base and bottom external surface for the package 2 .
- a substrate 9 e.g., a multi-layered substrate includes stacked conductive and dielectric layers, which acts as a base and bottom external surface for the package 2 .
- the stack of the first and second dies 3 , 4 is arranged on the substrate 9 ; in particular, the back surface 4 b of the second die 4 is attached to a front surface 9 a of the substrate 9 via a further adhesive layer 11 (or adhesive layers, as shown in FIG. 1 ).
- Further electrical wires 12 connect third pads 13 carried by the front surface 4 a of the second die 4 (and electrically coupled to the ASIC circuit A) to fourth pads 14 carried by the front surface 9 a of the substrate 9 (arranged where the same front surface 9 a is not covered by the stack of the first and second dies 3 , 4 ).
- a back surface 9 b of the substrate 9 faces the outside of the package 2 , and carries external connections to external devices, e.g., for soldering to an external printed circuit board (PCB) of an electronic apparatus (not shown), in which the MEMS sensor device 1 is integrated.
- the back surface 9 b of the substrate 9 carries electrical connection elements, in the example in the form of conductive lands 15 , and further electrical connections 15 ′ are provided through the substrate 9 (so called TSV—Through Silicon Vias), for connecting the same conductive lands 15 to the fourth pads 14 .
- PCB printed circuit board
- the MEMS sensor device 1 moreover includes a mold compound 16 , e.g., of an insulating resin material, which covers and surrounds the stack of the first and second dies 3 , 4 and moreover covers the front surface 9 a of the substrate 9 (where the same front surface 9 a is not covered by the stack of the first and second dies 3 , 4 ).
- the electrical wires 6 , 12 are embedded within the mold compound 16 .
- a front surface of the same mold compound defines a top external surface of package 2 of MEMS sensor device 1 .
- the package 2 has a dimension (especially in the vertical direction z) that may not be compatible with many applications, where size is an important design parameter, e.g., in portable or wearable electronic devices.
- the electrical wires 6 , 12 may be subject to breaking during the molding process, this leading to failure of the manufactured MEMS sensor device 1 .
- One or more embodiments of the present disclosure may overcome, at least in part, the issues highlighted previously, and in particular to provide a packaging solution having reduced dimensions, a simple manufacturing process with reduced costs, and desired performances.
- a MEMS sensor device and a corresponding manufacturing process are thus provided.
- FIG. 1 shows a schematic cross section of a known MEMS sensor device, with an LGA package
- FIGS. 2 a -2 d show schematic cross sections of a MEMS sensor device with a wafer-level package in subsequent steps of a manufacturing process, according to an embodiment of the present solution
- FIG. 3 is a perspective view of the MEMS sensor device, at the end of the manufacturing process
- FIGS. 4 a -4 c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to another embodiment of the present solution
- FIGS. 5 a -5 c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution
- FIGS. 6-11 show, in cross section, possible variations of the manufactured MEMS sensor device
- FIGS. 12 a -12 c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution
- FIG. 13 shows, in cross section, a possible variation of the manufactured MEMS sensor device
- FIGS. 14 a -14 c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution
- FIG. 15 shows, in cross section, a possible variation of the manufactured MEMS sensor device
- FIGS. 16 a -16 d show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution
- FIG. 17 shows, in cross section, a possible variation of the manufactured MEMS sensor device
- FIGS. 18 a -18 c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution.
- FIG. 19 shows, in cross section, a possible variation of the manufactured MEMS sensor device.
- an aspect of the present solution envisages a wafer-level packaging of a first die and a second die of semiconductor material, without any substrate as the base of the package; in possible embodiments, the first and second dies are preferably coupled with a flip-chip connection, without bonding with electrical wires.
- vertical connection structures are envisaged through the thickness of a mold compound, coating at least in part the stack of first and second dies, reaching up to the external surface of the mold compound.
- external electrical connection elements e.g., in the form of lands, are envisaged at the external surface of the mold compound, connected to the vertical connection structures.
- the external electrical connection elements are made of an adhesive solderable material, which adheres to the vertical connection structures and/or the mold compound and also offer desired solderability properties.
- FIG. 2 a shows a pair of first dies 3 (same references are used to denote elements similar to those disclosed in connection with FIG. 1 ), which are attached adjacent one another on a same wafer 20 , including semiconductor material, e.g., silicon. It will be clear, however that, at this stage of the manufacturing process, a plurality of first dies 3 , each integrating a respective micromechanical structure S, are attached to the same wafer 20 .
- the wafer 20 includes a structural layer 20 ′ and an active layer 20 ′′, which integrates a number of ASIC circuits A, one for each first die 3 .
- the wafer 20 is designed to be sawn, or singulated, at the end of the manufacturing process, in order to form a number of MEMS devices, each with a respective second die 4 , coupled to a respective first die 3 as will be shown in the following, for example in FIGS. 2 c and 2 d.
- each first die 3 is attached to wafer 20 via the flip-chip technique, i.e., the front surface 3 a of the first die 3 faces a respective front surface 20 a of the wafer 20 , which defines the active layer 20 ′′ and at which the ASIC circuits A are integrated.
- electrical connection elements e.g., in the form of conductive bumps 22 , mechanically and electrically couple first pads 7 carried by the front surface 3 a of the first die 3 to second pads 8 carried by the front surface 20 a of the wafer 20 (as shown in FIG. 2 a and the following Figures, a layer, e.g., a passivation layer, may be present at the front surface 3 a of the first die 3 , where the first pads 7 are not present).
- Conductive bumps 22 are embedded within adhesive layer 5 , which is in this case interposed between the front surface 3 a of the first die and the front surface 20 a of the wafer 20 .
- the front surface 20 a of the wafer 20 moreover carries third pads 13 , electrically coupled to the ASIC circuits A and designed for electrical connection to the outside of the package, in order to provide processed output signals; mold compound 16 coats the front surface 20 a of the wafer 20 , where not covered by the first dies 3 .
- mold compound 16 does not cover the back surface 3 b of the same first dies 3 , defined by respective structural layers 3 ′, but is flush therewith, so that the same back surface 3 b is designed to define, together with the front surface 16 a of the mold compound 16 , a first external surface of the package.
- the back surface of the wafer 20 defined by the respective structural layer 20 ′, defines a second external surface of the package, opposite to the first external surface along vertical direction z.
- a subsequent step of the manufacturing process envisages formation of holes 24 , extending for the whole thickness of the mold compound 16 , from front surface 16 a thereof to the front surface 20 a of the wafer, exposing the third pads 13 .
- the holes may be referred to as blind holes in that the holes do not extend through the wafer 20 and the third pads 13 .
- each hole 24 exposes a pair of adjacent third pads 13 (each one electrically coupled to a respective ASIC circuit A, integrated within wafer 20 , and coupled to a respective first die 3 ). Scribe lines 25 , at which the wafer 20 is designed to be sawn to define the second dies 4 , separate the two adjacent third pads 13 in each pair.
- the holes 24 may be formed via laser removal of material (e.g., laser drilling), or other techniques, such as etching techniques through a suitable masking layer.
- an electrical conductive material 26 is formed into the holes 24 , e.g., via a dispensing process (so called “jetting”), a printing process with a suitable step to force the material into the hole, or any other suitable technique. Electrically conductive material 26 fills the holes 24 , thus forming filled vias through the mold compound 16 , which, in this embodiment, are recessed from the front surface 16 a of the same mold compound 16 .
- a subsequent step of the manufacturing process envisages singulating the wafer 20 , such as by sawing at the scribe lines 25 , so as to define the second dies 4 , and the stacking of a respective first die 3 on each of the same second dies 4 .
- the same sawing operation defines a plurality of wafer-level packages 28 of MEMS devices 29 .
- the same electrical conductive material 26 defines, within each hole 24 , a vertical electrical connection structure 30 through the mold compound 16 , and moreover an external electrical connection element 32 , in the form of a land, in this case recessed from the front surface 16 a of the same mold compound 16 , accessible externally to the wafer-level package 28 in order to achieve electrical connection towards the second die 4 (and/or the first die 3 ).
- FIG. 3 shows the singulated resulting MEMS device 29 , provided with the wafer-level package 28 , where an outer face 28 a of the same wafer-level package 28 is defined together by the rear surface 3 b of the first die 3 and the front surface 16 a of the mold compound 16 (the external electrical connection element 32 being accessible from the same outer face 28 a, recessed therefrom); and a further outer face 28 b of the wafer-level package 28 is defined by the back surface 4 b of the second die 4 .
- the vertical connection structure 30 is exposed to the outside of the wafer-level package 28 , at lateral side surfaces 28 c thereof, which are otherwise defined together by the mold compound 16 and the second die 4 .
- the electrical conductive material 26 is an adhesive solderable material, having one or more of the following properties: a desired adherence to the material of the mold compound 16 , e.g., resin; a desired solderability, e.g., for connection to an external printed circuit board (here not shown) of an electronic apparatus integrating the MEMS device 29 ; desired reliability properties, for example even with temperature changes (in this case, the material being required to have low moisture adsorption and a coefficient of expansion compatible with the material of the same mold compound 16 ); and a low viscosity, in order to be able to flow within the holes 24 during the manufacturing process, possibly without air entrapment, thus reducing the risk of void formation (and the consequent decreased electrical connection properties).
- the electrical conductive material 26 may be required to have other properties; for example, aspects such as volume loss after curing could be relevant.
- FIGS. 4 a - 4 c A further embodiment of the present solution is now discussed with reference to FIGS. 4 a - 4 c.
- each hole 24 is designed to expose a single third pad 13 (instead of a pair of adjacent third pads 13 ); in other words, individual holes 24 are formed above each third pad 13 .
- the vertical connection structure 30 in this case is not exposed to the outside of the wafer-level package 28 , due to the remaining presence of the mold compound 16 , which entirely defines, with the second die 4 , the lateral side surface 28 c of the wafer-level package 28 .
- sawing is performed through the mold compound 16 arranged between adjacent holes 24 , at scribe lines 25 .
- FIGS. 5 a -5 c relate to a still further embodiment of the present solution, which differs from the previously discussed embodiments in that holes 24 do not have a same diameter (or width) through the whole thickness of the mold compound 16 .
- each hole 24 includes: a first portion 24 a , extending from the front surface 20 a of the wafer 20 (and in this case exposing a single third pad 13 ), having a first width W 1 ; and a second portion 24 b, fluidically coupled to the first portion 24 a and extending up to the front surface 16 a of the mold compound 16 , having a second width W 2 , larger than the first width W 1 .
- the holes 24 in this case result from a different formation step, e.g., from a two-step drilling process or etching process.
- This solution may allow to better accommodate larger first dies 3 , attached to the front surface 20 a of the wafer 20 , given a same overall size of the resulting wafer-level package 28 .
- the external electrical connection elements 32 after filling of the holes 24 with the electrical conductive material 26 , the external electrical connection elements 32 have the corresponding second width W 2 , larger than the first width W 1 of the vertical connection structure 30 .
- FIGS. 6-8 show first variations of the resulting wafer-level package 28 , respectively with respect to the embodiment of FIGS. 2 d , 4 c and 5 c , wherein the external electrical connection elements 32 , instead of being recessed from the front surface 16 a of the mold compound 16 , are embossed from the same front surface 16 a (this variation resulting from a different filling of the holes 24 ).
- the external electrical connection elements 32 stand at a higher level with respect to the front surface 16 a, with respect to the vertical direction z.
- FIGS. 9-11 show second variations of the wafer-level package 28 , wherein the external electrical connection elements 32 again are embossed with respect to the front surface 16 a of the mold compound 16 ; moreover, in this case, the same external electrical connection elements 32 have a different width, denoted with W 3 , larger than an underlying portion 30 ′ of the vertical connection structure 30 , having a width W 1 in the solutions of FIGS. 9 and 10 , and a width W 2 (see the previous discussion) in the solution of FIG. 11 .
- a further embodiment of the present solution may envisage formation of the vertical connection structures 30 and the external connection elements 32 , using two different materials.
- the same holes 24 are filled with a first conductive material, denoted with 26 a in FIG. 12 b , e.g., a conductive metal, a conductive resin, a first conductive adhesive material, or a plating material, in order to form the vertical connection structures 30 .
- a first conductive material denoted with 26 a in FIG. 12 b , e.g., a conductive metal, a conductive resin, a first conductive adhesive material, or a plating material, in order to form the vertical connection structures 30 .
- filling may be flush with the front surface 16 a (as shown for the right structure of FIG. 12 b ) of the mold compound 16 , or instead the first conductive material 26 a may be recessed from the same front surface 16 a (as shown for the left structure in the same FIG. 12 b ).
- the external connection elements 32 are formed, as lands on the previously formed vertical connection structures 30 , using a second, different, electrical conductive material, here denoted with 26 b.
- the second conductive material 26 b is an adhesive solderable material, having the previously discussed electrical and mechanical properties.
- the external connection elements 32 may have a same width W 1 as the underlying vertical connection structures 30 , as shown in FIG. 12 c , or a larger width, as shown in FIG. 13 .
- the vertical connection structures 30 are formed extending along the vertical direction z, starting from the front surface 20 a of the same wafer 20 , and in particular coupled, each to a respective third pad 13 .
- Formation of the vertical connection structures 30 may envisage known steps for manufacturing vertical wires (for example, as discussed in U.S. Pat. No. 8,772,152, or with any other known technique), or steps of vertically stacking a number of conductive bumps or pads or other conductive elements, of first conductive material 26 a.
- FIG. 14 a schematically shows the vertical connection structures 30 resulting from the various possible manufacturing steps.
- the mold compound 16 is formed, surrounding and coating the previously formed vertical connection structures 30 and covering the front surface 20 a of the wafer 20 , and, in this case, also the back surface 3 b of the first dies 3 .
- the manufacturing process may envisage either covering a top portion 30 ′ of the vertical connection structures 30 , which is then exposed via a grinding step (or other step for removal of material) executed at the front surface 16 a of the mold compound 16 , or directly leaving exposed the top portion 30 ′ of the vertical connection structures 30 during molding of the mold compound 16 .
- top portion 30 ′ of the vertical connection structures 30 is accessible at the front surface 16 a of the mold compound 16 .
- FIG. 14 c which already shows a singulated MEMS device 29
- the external connection elements 32 are formed, coupled to the underlying vertical connections structures 30 , as previously discussed in detail.
- the external connection elements 32 are in this example made of a second conductive material 26 b, an adhesive solderable material, and may be flush with the front surface 16 a of the mold compound 16 , as shown in the same FIG. 14 c , or instead be embossed with respect to the same front surface 16 a, as shown in FIG. 15 .
- FIG. 16 a shows a pair of adjacent first dies 3 attached on the front surface 20 a of the wafer 20 , in this case with the back surface 3 b of the first dies 3 facing the top surface 20 a of the wafer 20 ; the mold compound 16 , in this case, coats and entirely covers the front surface 3 a of the same first dies 3 .
- electrical connections 35 are formed with electrical wires (shown schematically) between first pads 7 carried by the front surface 3 a of the first dies 3 to second pads 8 carried by the front surface 20 a of the wafer 20 (in order to electrically couple sensing structures S to electronic circuits A); further electrical wires 35 connect third pads 13 (designed to be electrically coupled to the outside of the package), in this case also carried by the front surface 3 a of the first dies 3 , and fourth pads 14 carried by the front surface 20 a of the wafer 20 .
- a subsequent step of the manufacturing process again envisages formation of the holes 24 , formed through a thickness of the mold compound 16 , starting, however, from the front surface 3 a of the first dies 3 (in this case being a top surface of the stack of the same first dies 3 with the underlying wafer 20 ), up to the front surface 16 a of the mold compound 16 .
- Hole 24 thus expose the third pads 13 arranged on the front surface 3 a of the first dies 3 .
- the holes 24 are again filled with first conductive material 26 a in order to form the vertical connection structures 30 , which may be flush with or recessed from the front surface 16 a, and are connected to the third pads 13 .
- external electrical connection elements 32 are formed at the front surface 16 a of the mold compound 16 , accessible from the outside of the package 28 of the resulting MEMS device 29 .
- holes 24 are filled with first conductive material 26 a forming the vertical connection structures 30
- the external electrical connection elements 32 are formed with the second, different, conductive material 26 b (in particular, an adhesive solderable material); however, also in this case, use of a single conductive material 26 , and adhesive solderable material, may be envisaged, as previously discussed in detail.
- the external electrical connection elements 32 may have a different width, W 3 , than the vertical connection structures 30 , W 1 .
- yet another embodiment of the present solution envisages formation of the vertical connection structures 30 , again starting from the front surface 3 a of the first dies 3 (also in this case being a top surface of the stack of the same first dies 3 with the underlying wafer 20 ), but in this case before molding of the mold compound 16 .
- vertical connection structures 30 may be formed as vertical wires, or stacked conductive bumps or pads, or using different, known, manufacturing steps.
- the mold compound 16 is then formed, coating and covering the first dies 3 and moreover the previously formed vertical connection structures 30 , leaving exposed or covering a top portion 30 ′ thereof (in the latter case a grinding, or similar process step, being required to expose the same top portion 30 ′).
- the external electrical connection elements 32 are formed at the front surface 16 a of the mold compound 16 , connected to the underlying vertical connection structures 30 , being flush with the front surface 16 a (as shown in FIG. 18 c ), or being arranged above the same front surface 16 a (as shown in FIG. 19 ), and also possibly having a different, larger, width W 3 than the underlying vertical connections structures 30 (as shown in both FIGS. 18 c and 19 ).
- the resulting structure is mechanical robust and allow to achieve desired electrical properties.
- the above advantages allow the use of the proposed MEMS device 29 even when stringent design requirements are to be met as regards occupation of space, in terms of area and thickness, e.g., in portable or mobile electronic devices, such as, for example, portable computers, laptops, notebooks (including ultra-thin notebooks), PDAs, tablets, phablets, smartphones or wearable devices.
- portable or mobile electronic devices such as, for example, portable computers, laptops, notebooks (including ultra-thin notebooks), PDAs, tablets, phablets, smartphones or wearable devices.
- vertical connection structures 30 may be one of: a monolithic column; a vertical wire; a stack of conductive elements, again according to the specific design requirements (e.g., filling of the holes 24 with a monolithic column could lead to formation of voids and defects, while a stack of conductive elements could have less mechanical resistance).
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Micromachines (AREA)
- Power Engineering (AREA)
- Pressure Sensors (AREA)
Abstract
Description
- 1. Technical Field
- The present disclosure relates to a wafer level package for a microelectromechanical (MEMS) sensor device and to a corresponding manufacturing process.
- 2. Description of the Related Art
- As it is known, current packages for MEMS sensor devices, such as accelerometers, gyroscopes, magnetometers, pressure or force sensors, follow a standard process flow of die-attach of dies to a substrate, wire bonding and encapsulation.
-
FIG. 1 shows an exemplary MEMS sensor device 1, with an LGA (Land Grid Array)package 2. - The MEMS sensor device 1 includes a
first die 3, including semiconductor material, e.g., silicon, and including astructural layer 3′ and anactive layer 3″, wherein a micromechanical sensing structure S is integrated and includes, for example, a membrane suspended over a cavity, an inertial mass, elastic elements and/or other micromechanical sensing parts. - First die 3 has a
front surface 3 a, defined by theactive layer 3″, at which the micromechanical sensing structure S is formed, and aback surface 3 b, defined by thestructural layer 3′, opposite to thefront surface 3 a with respect to a vertical direction z (thefirst die 3 having a main extension in a horizontal plane xy, orthogonal to the vertical direction z). First die 3 may also integrate further mechanical or electronic components, depending on the applications. - The MEMS sensor device 1 also includes a second die 4, including semiconductor material, e.g., silicon, and including a respective
structural layer 4′ and a respectiveactive layer 4″, wherein an electronic circuit A (so called ASIC—Application Specific Integrated Circuit), is integrated, shown schematically and operatively coupled to the micromechanical sensing structure S, e.g., to process electrical signals generated in response to detected quantities (such as linear or angular accelerations, pressures or forces) and to provide processed output signals outside of thepackage 2. - Second die 4 has a
respective front surface 4 a, defined by theactive layer 4″, at which the ASIC circuit A is formed, and aback surface 4 b, defined by thestructural layer 4′, opposite to thefront surface 4 a, with respect to vertical direction z. - The first and
3, 4 are stacked in the vertical direction z, i.e., thesecond dies first die 3 is arranged on thesecond die 4, with theback surface 3 b of the first die attached to thefront surface 4 a of thesecond die 4, with the interposition of an adhesive layer 5 (or adhesive layers, as shown in theFIG. 1 ). - In the example, the
second die 4 has a horizontal extension (in the horizontal plane xy, orthogonal to vertical direction z), that is larger than a corresponding horizontal extension of thefirst die 3. - Electrical connections between the first and
3, 4 are made through wire bonding, with electrical wires 6 connectingsecond dies first pads 7 carried by thefront surface 3 a of thefirst die 3 tosecond pads 8 carried by thefront surface 4 a of the second die 4 (arranged where the samefront surface 4 a of thesecond die 4 is not covered by the first die 3). In particular, thefirst pads 7 are electrically coupled to the micromechanical sensing structure S, while thesecond pads 8 are electrically coupled to the ASIC circuit A. - The MEMS sensor device 1 further includes a
substrate 9, e.g., a multi-layered substrate includes stacked conductive and dielectric layers, which acts as a base and bottom external surface for thepackage 2. - The stack of the first and
3, 4 is arranged on thesecond dies substrate 9; in particular, theback surface 4 b of thesecond die 4 is attached to afront surface 9 a of thesubstrate 9 via a further adhesive layer 11 (or adhesive layers, as shown inFIG. 1 ). - Further
electrical wires 12 connectthird pads 13 carried by thefront surface 4 a of the second die 4 (and electrically coupled to the ASIC circuit A) tofourth pads 14 carried by thefront surface 9 a of the substrate 9 (arranged where thesame front surface 9 a is not covered by the stack of the first andsecond dies 3, 4). - A
back surface 9 b of thesubstrate 9 faces the outside of thepackage 2, and carries external connections to external devices, e.g., for soldering to an external printed circuit board (PCB) of an electronic apparatus (not shown), in which the MEMS sensor device 1 is integrated. In particular, theback surface 9 b of thesubstrate 9 carries electrical connection elements, in the example in the form ofconductive lands 15, and furtherelectrical connections 15′ are provided through the substrate 9 (so called TSV—Through Silicon Vias), for connecting the sameconductive lands 15 to thefourth pads 14. - Other known solutions may envisage use of balls or spheres for electrical connection to an external printed circuit board (PCB); these packages are known as BGA, Ball Grid Array packages.
- The MEMS sensor device 1 moreover includes a
mold compound 16, e.g., of an insulating resin material, which covers and surrounds the stack of the first and 3, 4 and moreover covers thesecond dies front surface 9 a of the substrate 9 (where thesame front surface 9 a is not covered by the stack of the first andsecond dies 3, 4). Theelectrical wires 6, 12 are embedded within themold compound 16. - A front surface of the same mold compound defines a top external surface of
package 2 of MEMS sensor device 1. - This standard package assembly, although advantageous in many respects, suffers from some drawbacks.
- In particular, the
package 2 has a dimension (especially in the vertical direction z) that may not be compatible with many applications, where size is an important design parameter, e.g., in portable or wearable electronic devices. - Moreover, the
electrical wires 6, 12 may be subject to breaking during the molding process, this leading to failure of the manufactured MEMS sensor device 1. - In order to address these issues, some solutions have already been proposed, envisaging elimination of the substrate 9 (the so called wafer-level package), or the electrical connection between the first and
3, 4 with the flip-chip technique, for achieving die bonding together with electrical connection.second dies - However, an altogether satisfactory packaging solution for a MEMS sensor device, having reduced size (e.g., in the vertical direction) and desired mechanical and electrical performances continues to be desired.
- In particular, important issues that remain outstanding are how to provide electrical connections to the outside of the package, e.g., for soldering to an external printed circuit board, without resorting to the use of complex and expensive manufacturing process steps.
- One or more embodiments of the present disclosure may overcome, at least in part, the issues highlighted previously, and in particular to provide a packaging solution having reduced dimensions, a simple manufacturing process with reduced costs, and desired performances.
- According to the present disclosure, a MEMS sensor device and a corresponding manufacturing process are thus provided.
- For a better understanding of the present disclosure, preferred embodiments thereof are now described, purely by way of non-limiting example, with reference to the attached drawings, wherein:
-
FIG. 1 shows a schematic cross section of a known MEMS sensor device, with an LGA package; -
FIGS. 2a-2d show schematic cross sections of a MEMS sensor device with a wafer-level package in subsequent steps of a manufacturing process, according to an embodiment of the present solution; -
FIG. 3 is a perspective view of the MEMS sensor device, at the end of the manufacturing process; -
FIGS. 4a-4c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to another embodiment of the present solution; -
FIGS. 5a-5c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution; -
FIGS. 6-11 show, in cross section, possible variations of the manufactured MEMS sensor device; -
FIGS. 12a-12c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution; -
FIG. 13 shows, in cross section, a possible variation of the manufactured MEMS sensor device; -
FIGS. 14a-14c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution; -
FIG. 15 shows, in cross section, a possible variation of the manufactured MEMS sensor device; -
FIGS. 16a-16d show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution; -
FIG. 17 shows, in cross section, a possible variation of the manufactured MEMS sensor device; -
FIGS. 18a-18c show schematic cross sections of a MEMS sensor device in subsequent steps of a manufacturing process, according to yet another embodiment of the present solution; and -
FIG. 19 shows, in cross section, a possible variation of the manufactured MEMS sensor device. - As will be detailed in the following discussion, an aspect of the present solution envisages a wafer-level packaging of a first die and a second die of semiconductor material, without any substrate as the base of the package; in possible embodiments, the first and second dies are preferably coupled with a flip-chip connection, without bonding with electrical wires.
- In particular, vertical connection structures are envisaged through the thickness of a mold compound, coating at least in part the stack of first and second dies, reaching up to the external surface of the mold compound.
- Moreover, in order to provide electrical connections to the outside of the package, e.g., for soldering to an external printed circuit board, external electrical connection elements, e.g., in the form of lands, are envisaged at the external surface of the mold compound, connected to the vertical connection structures.
- According to a particular aspect of the present solution, the external electrical connection elements are made of an adhesive solderable material, which adheres to the vertical connection structures and/or the mold compound and also offer desired solderability properties.
- Various embodiments of the present solution will now be discussed in detail, in particular envisaging either a single material for the formation of the vertical connection structures and external electrical connection elements, or two different materials, a first material for the vertical connection structures and a second, different, material for the external electrical connection elements.
- A first embodiment of a manufacturing process according to the present solution is now discussed in more details, first with reference to
FIG. 2a , which shows a pair of first dies 3 (same references are used to denote elements similar to those disclosed in connection withFIG. 1 ), which are attached adjacent one another on asame wafer 20, including semiconductor material, e.g., silicon. It will be clear, however that, at this stage of the manufacturing process, a plurality of first dies 3, each integrating a respective micromechanical structure S, are attached to thesame wafer 20. - The
wafer 20 includes astructural layer 20′ and anactive layer 20″, which integrates a number of ASIC circuits A, one for eachfirst die 3. Thewafer 20 is designed to be sawn, or singulated, at the end of the manufacturing process, in order to form a number of MEMS devices, each with a respectivesecond die 4, coupled to a respectivefirst die 3 as will be shown in the following, for example inFIGS. 2c and 2 d. - In particular, each
first die 3 is attached towafer 20 via the flip-chip technique, i.e., thefront surface 3 a of thefirst die 3 faces a respectivefront surface 20 a of thewafer 20, which defines theactive layer 20″ and at which the ASIC circuits A are integrated. - Accordingly, electrical connection elements, e.g., in the form of
conductive bumps 22, mechanically and electrically couplefirst pads 7 carried by thefront surface 3 a of thefirst die 3 tosecond pads 8 carried by thefront surface 20 a of the wafer 20 (as shown inFIG. 2a and the following Figures, a layer, e.g., a passivation layer, may be present at thefront surface 3 a of thefirst die 3, where thefirst pads 7 are not present).Conductive bumps 22 are embedded withinadhesive layer 5, which is in this case interposed between thefront surface 3 a of the first die and thefront surface 20 a of thewafer 20. - No electrical wires are therefore envisaged for electrical connection between the micromechanical structure S integrated within the
first die 3 and the respective ASIC circuit A integrated withinwafer 20. - The
front surface 20 a of thewafer 20 moreover carriesthird pads 13, electrically coupled to the ASIC circuits A and designed for electrical connection to the outside of the package, in order to provide processed output signals;mold compound 16 coats thefront surface 20 a of thewafer 20, where not covered by the first dies 3. - In this embodiment,
mold compound 16 does not cover theback surface 3 b of the same first dies 3, defined by respectivestructural layers 3′, but is flush therewith, so that thesame back surface 3 b is designed to define, together with thefront surface 16 a of themold compound 16, a first external surface of the package. Analogously, the back surface of thewafer 20, defined by the respectivestructural layer 20′, defines a second external surface of the package, opposite to the first external surface along vertical direction z. - As shown in
FIG. 2b , a subsequent step of the manufacturing process envisages formation ofholes 24, extending for the whole thickness of themold compound 16, fromfront surface 16 a thereof to thefront surface 20 a of the wafer, exposing thethird pads 13. The holes may be referred to as blind holes in that the holes do not extend through thewafer 20 and thethird pads 13. - In particular, in this embodiment, each
hole 24 exposes a pair of adjacent third pads 13 (each one electrically coupled to a respective ASIC circuit A, integrated withinwafer 20, and coupled to a respective first die 3). Scribe lines 25, at which thewafer 20 is designed to be sawn to define the second dies 4, separate the two adjacentthird pads 13 in each pair. - The
holes 24 may be formed via laser removal of material (e.g., laser drilling), or other techniques, such as etching techniques through a suitable masking layer. - As shown in
FIG. 2c , an electricalconductive material 26 is formed into theholes 24, e.g., via a dispensing process (so called “jetting”), a printing process with a suitable step to force the material into the hole, or any other suitable technique. Electricallyconductive material 26 fills theholes 24, thus forming filled vias through themold compound 16, which, in this embodiment, are recessed from thefront surface 16 a of thesame mold compound 16. - A subsequent step of the manufacturing process, as shown in
FIG. 2d , envisages singulating thewafer 20, such as by sawing at the scribe lines 25, so as to define the second dies 4, and the stacking of a respectivefirst die 3 on each of the same second dies 4. - Moreover, the same sawing operation defines a plurality of wafer-
level packages 28 ofMEMS devices 29. - In particular, in this embodiment, the same electrical
conductive material 26 defines, within eachhole 24, a verticalelectrical connection structure 30 through themold compound 16, and moreover an externalelectrical connection element 32, in the form of a land, in this case recessed from thefront surface 16 a of thesame mold compound 16, accessible externally to the wafer-level package 28 in order to achieve electrical connection towards the second die 4(and/or the first die 3). -
FIG. 3 shows the singulated resultingMEMS device 29, provided with the wafer-level package 28, where anouter face 28 a of the same wafer-level package 28 is defined together by therear surface 3 b of thefirst die 3 and thefront surface 16 a of the mold compound 16 (the externalelectrical connection element 32 being accessible from the sameouter face 28 a, recessed therefrom); and a furtherouter face 28 b of the wafer-level package 28 is defined by theback surface 4 b of thesecond die 4. - Moreover, in this embodiment, the
vertical connection structure 30 is exposed to the outside of the wafer-level package 28, at lateral side surfaces 28 c thereof, which are otherwise defined together by themold compound 16 and thesecond die 4. - In more details, according to an aspect of the present solution, the electrical
conductive material 26 is an adhesive solderable material, having one or more of the following properties: a desired adherence to the material of themold compound 16, e.g., resin; a desired solderability, e.g., for connection to an external printed circuit board (here not shown) of an electronic apparatus integrating theMEMS device 29; desired reliability properties, for example even with temperature changes (in this case, the material being required to have low moisture adsorption and a coefficient of expansion compatible with the material of the same mold compound 16); and a low viscosity, in order to be able to flow within theholes 24 during the manufacturing process, possibly without air entrapment, thus reducing the risk of void formation (and the consequent decreased electrical connection properties). Depending on the particular applications, the electricalconductive material 26 may be required to have other properties; for example, aspects such as volume loss after curing could be relevant. - A further embodiment of the present solution is now discussed with reference to
FIGS. 4a -4 c. - In particular, this embodiment differs from the one discussed with reference to
FIGS. 2a-2d in that eachhole 24, seeFIG. 4a , is designed to expose a single third pad 13 (instead of a pair of adjacent third pads 13); in other words,individual holes 24 are formed above eachthird pad 13. - Accordingly, at the end of the manufacturing process, as shown in
FIG. 4c , thevertical connection structure 30 in this case is not exposed to the outside of the wafer-level package 28, due to the remaining presence of themold compound 16, which entirely defines, with thesecond die 4, thelateral side surface 28 c of the wafer-level package 28. - Indeed, in this case, as shown in the same
FIG. 4c , sawing is performed through themold compound 16 arranged betweenadjacent holes 24, at scribe lines 25. -
FIGS. 5a-5c relate to a still further embodiment of the present solution, which differs from the previously discussed embodiments in that holes 24 do not have a same diameter (or width) through the whole thickness of themold compound 16. - As shown in
FIG. 5a , eachhole 24 includes: afirst portion 24 a, extending from thefront surface 20 a of the wafer 20 (and in this case exposing a single third pad 13), having a first width W1; and asecond portion 24 b, fluidically coupled to thefirst portion 24 a and extending up to thefront surface 16 a of themold compound 16, having a second width W2, larger than the first width W1. - As it will be clear for a person skilled in the technical field, the
holes 24 in this case result from a different formation step, e.g., from a two-step drilling process or etching process. - This solution may allow to better accommodate larger first dies 3, attached to the
front surface 20 a of thewafer 20, given a same overall size of the resulting wafer-level package 28. - In this case, as shown in
FIGS. 5b and 5c , after filling of theholes 24 with the electricalconductive material 26, the externalelectrical connection elements 32 have the corresponding second width W2, larger than the first width W1 of thevertical connection structure 30. -
FIGS. 6-8 show first variations of the resulting wafer-level package 28, respectively with respect to the embodiment ofFIGS. 2d, 4c and 5c , wherein the externalelectrical connection elements 32, instead of being recessed from thefront surface 16 a of themold compound 16, are embossed from the samefront surface 16 a (this variation resulting from a different filling of the holes 24). In other words, the externalelectrical connection elements 32 stand at a higher level with respect to thefront surface 16 a, with respect to the vertical direction z. -
FIGS. 9-11 show second variations of the wafer-level package 28, wherein the externalelectrical connection elements 32 again are embossed with respect to thefront surface 16 a of themold compound 16; moreover, in this case, the same externalelectrical connection elements 32 have a different width, denoted with W3, larger than anunderlying portion 30′ of thevertical connection structure 30, having a width W1 in the solutions ofFIGS. 9 and 10 , and a width W2 (see the previous discussion) in the solution ofFIG. 11 . - As shown in
FIGS. 12a -12 c, still a further embodiment of the present solution may envisage formation of thevertical connection structures 30 and theexternal connection elements 32, using two different materials. - In particular, after formation of the
holes 24, as shown inFIG. 12a (in this example, one for each third pad 13), thesame holes 24 are filled with a first conductive material, denoted with 26 a inFIG. 12b , e.g., a conductive metal, a conductive resin, a first conductive adhesive material, or a plating material, in order to form thevertical connection structures 30. - As shown in
FIG. 12b , filling may be flush with thefront surface 16 a (as shown for the right structure ofFIG. 12b ) of themold compound 16, or instead the firstconductive material 26 a may be recessed from the samefront surface 16 a (as shown for the left structure in the sameFIG. 12b ). - Afterwards, as shown in
FIG. 12c (showing the resultingMEMS device 29, after wafer singulation), theexternal connection elements 32 are formed, as lands on the previously formedvertical connection structures 30, using a second, different, electrical conductive material, here denoted with 26 b. - As previously discussed, the second
conductive material 26 b is an adhesive solderable material, having the previously discussed electrical and mechanical properties. - Moreover, the
external connection elements 32 may have a same width W1 as the underlyingvertical connection structures 30, as shown inFIG. 12c , or a larger width, as shown inFIG. 13 . - A still further embodiment of the present solution is now discussed, first with reference to
FIG. 14a , envisaging again use of two different 26 a, 26 b for the formation of theconductive materials vertical connection structures 30 and, respectively, of theexternal connection elements 32, and, moreover, an alternative solution for the formation of the samevertical connection structures 30. - In detail, and as shown in the same
FIG. 14a , after the first dies 3 have been attached to thefront surface 20 a of thewafer 20, but before the formation of themold compound 16, thevertical connection structures 30 are formed extending along the vertical direction z, starting from thefront surface 20 a of thesame wafer 20, and in particular coupled, each to a respectivethird pad 13. - Formation of the
vertical connection structures 30 may envisage known steps for manufacturing vertical wires (for example, as discussed in U.S. Pat. No. 8,772,152, or with any other known technique), or steps of vertically stacking a number of conductive bumps or pads or other conductive elements, of firstconductive material 26 a. -
FIG. 14a schematically shows thevertical connection structures 30 resulting from the various possible manufacturing steps. - Afterwards, as shown in
FIG. 14b , themold compound 16 is formed, surrounding and coating the previously formedvertical connection structures 30 and covering thefront surface 20 a of thewafer 20, and, in this case, also theback surface 3 b of the first dies 3. - In particular, the manufacturing process may envisage either covering a
top portion 30′ of thevertical connection structures 30, which is then exposed via a grinding step (or other step for removal of material) executed at thefront surface 16 a of themold compound 16, or directly leaving exposed thetop portion 30′ of thevertical connection structures 30 during molding of themold compound 16. In both cases, at the end of the manufacturing steps,top portion 30′ of thevertical connection structures 30 is accessible at thefront surface 16 a of themold compound 16. - Afterwards,
FIG. 14c (which already shows a singulated MEMS device 29), theexternal connection elements 32 are formed, coupled to the underlyingvertical connections structures 30, as previously discussed in detail. - In particular, the
external connection elements 32 are in this example made of a secondconductive material 26 b, an adhesive solderable material, and may be flush with thefront surface 16 a of themold compound 16, as shown in the sameFIG. 14c , or instead be embossed with respect to the samefront surface 16 a, as shown inFIG. 15 . - Still a further embodiment of the present solution is now discussed, starting from
FIG. 16a , which shows a pair of adjacent first dies 3 attached on thefront surface 20 a of thewafer 20, in this case with theback surface 3 b of the first dies 3 facing thetop surface 20 a of thewafer 20; themold compound 16, in this case, coats and entirely covers thefront surface 3 a of the same first dies 3. - Moreover,
electrical connections 35 are formed with electrical wires (shown schematically) betweenfirst pads 7 carried by thefront surface 3 a of the first dies 3 tosecond pads 8 carried by thefront surface 20 a of the wafer 20 (in order to electrically couple sensing structures S to electronic circuits A); furtherelectrical wires 35 connect third pads 13 (designed to be electrically coupled to the outside of the package), in this case also carried by thefront surface 3 a of the first dies 3, andfourth pads 14 carried by thefront surface 20 a of thewafer 20. - As shown in
FIG. 16b , a subsequent step of the manufacturing process again envisages formation of theholes 24, formed through a thickness of themold compound 16, starting, however, from thefront surface 3 a of the first dies 3 (in this case being a top surface of the stack of the same first dies 3 with the underlying wafer 20), up to thefront surface 16 a of themold compound 16.Hole 24 thus expose thethird pads 13 arranged on thefront surface 3 a of the first dies 3. - Subsequently, as shown in
FIG. 16c , theholes 24 are again filled with firstconductive material 26 a in order to form thevertical connection structures 30, which may be flush with or recessed from thefront surface 16 a, and are connected to thethird pads 13. - As shown in
FIG. 16d (and in the variant ofFIG. 17 ), externalelectrical connection elements 32 are formed at thefront surface 16 a of themold compound 16, accessible from the outside of thepackage 28 of the resultingMEMS device 29. - In this case, holes 24 are filled with first
conductive material 26 a forming thevertical connection structures 30, while the externalelectrical connection elements 32 are formed with the second, different,conductive material 26 b (in particular, an adhesive solderable material); however, also in this case, use of a singleconductive material 26, and adhesive solderable material, may be envisaged, as previously discussed in detail. Moreover, as shown inFIG. 17 , also in this case, the externalelectrical connection elements 32 may have a different width, W3, than thevertical connection structures 30, W1. - As shown starting from
FIG. 18a , yet another embodiment of the present solution envisages formation of thevertical connection structures 30, again starting from thefront surface 3 a of the first dies 3 (also in this case being a top surface of the stack of the same first dies 3 with the underlying wafer 20), but in this case before molding of themold compound 16. - As previously discussed,
vertical connection structures 30 may be formed as vertical wires, or stacked conductive bumps or pads, or using different, known, manufacturing steps. - As shown in
FIG. 18b , themold compound 16 is then formed, coating and covering the first dies 3 and moreover the previously formedvertical connection structures 30, leaving exposed or covering atop portion 30′ thereof (in the latter case a grinding, or similar process step, being required to expose the sametop portion 30′). - Afterwards, the external
electrical connection elements 32 are formed at thefront surface 16 a of themold compound 16, connected to the underlyingvertical connection structures 30, being flush with thefront surface 16 a (as shown inFIG. 18c ), or being arranged above the samefront surface 16 a (as shown inFIG. 19 ), and also possibly having a different, larger, width W3 than the underlying vertical connections structures 30 (as shown in bothFIGS. 18c and 19). - The advantages of the discussed solution are clear from the foregoing description.
- In any case, it is once again emphasized that it allows to control the resulting size of the device package, in particular reducing a thickness, or vertical dimension thereof, at the same time providing a reliable and simple solution for the external electrical connections.
- Overall, costs and complexity of the manufacturing process are reduced with respect to known solutions.
- Moreover, the resulting structure is mechanical robust and allow to achieve desired electrical properties.
- The above advantages allow the use of the proposed
MEMS device 29 even when stringent design requirements are to be met as regards occupation of space, in terms of area and thickness, e.g., in portable or mobile electronic devices, such as, for example, portable computers, laptops, notebooks (including ultra-thin notebooks), PDAs, tablets, phablets, smartphones or wearable devices. - Finally, it is clear that modifications and variations may be made to what is described and illustrated herein, without thereby departing from the scope of the present disclosure.
- In particular, it is underlined that various different materials could be used for the formation of the discussed
MEMS device 29, in particular for the formation of thevertical connection structures 30 and externalelectrical connection elements 32, depending on the application and the specific design requirements. - In general,
vertical connection structures 30 may be one of: a monolithic column; a vertical wire; a stack of conductive elements, again according to the specific design requirements (e.g., filling of theholes 24 with a monolithic column could lead to formation of voids and defects, while a stack of conductive elements could have less mechanical resistance). - The various embodiments described above can be combined to provide further embodiments. These and other changes can be made to the embodiments in light of the above-detailed description. In general, in the following claims, the terms used should not be construed to limit the claims to the specific embodiments disclosed in the specification and the claims, but should be construed to include all possible embodiments along with the full scope of equivalents to which such claims are entitled. Accordingly, the claims are not limited by the disclosure.
Claims (23)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/725,190 US10435290B2 (en) | 2014-12-24 | 2017-10-04 | Wafer level package for a MEMS sensor device and corresponding manufacturing process |
| US16/547,093 US10882738B2 (en) | 2014-12-24 | 2019-08-21 | Wafer level package for a mems sensor device and corresponding manufacturing process |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| ITTO2014A1107 | 2014-12-24 | ||
| ITTO2014A001107 | 2014-12-24 | ||
| ITTO20141107 | 2014-12-24 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US15/725,190 Continuation US10435290B2 (en) | 2014-12-24 | 2017-10-04 | Wafer level package for a MEMS sensor device and corresponding manufacturing process |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20160185593A1 true US20160185593A1 (en) | 2016-06-30 |
| US9802813B2 US9802813B2 (en) | 2017-10-31 |
Family
ID=52633501
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/860,157 Active US9802813B2 (en) | 2014-12-24 | 2015-09-21 | Wafer level package for a MEMS sensor device and corresponding manufacturing process |
| US15/725,190 Active US10435290B2 (en) | 2014-12-24 | 2017-10-04 | Wafer level package for a MEMS sensor device and corresponding manufacturing process |
| US16/547,093 Active US10882738B2 (en) | 2014-12-24 | 2019-08-21 | Wafer level package for a mems sensor device and corresponding manufacturing process |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US15/725,190 Active US10435290B2 (en) | 2014-12-24 | 2017-10-04 | Wafer level package for a MEMS sensor device and corresponding manufacturing process |
| US16/547,093 Active US10882738B2 (en) | 2014-12-24 | 2019-08-21 | Wafer level package for a mems sensor device and corresponding manufacturing process |
Country Status (2)
| Country | Link |
|---|---|
| US (3) | US9802813B2 (en) |
| CN (3) | CN105731354B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180044170A1 (en) * | 2014-12-24 | 2018-02-15 | Stmicroelectronics (Malta) Ltd | Wafer level package for a mems sensor device and corresponding manufacturing process |
| CN113301718A (en) * | 2021-05-28 | 2021-08-24 | 淮南师范学院 | Welding device for miniature electronic element and maintenance method thereof |
| US11531041B2 (en) * | 2020-04-15 | 2022-12-20 | Robert Bosch Gmbh | Sensor system, including a plurality of individual and separate sensor elements |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106024657A (en) * | 2016-06-24 | 2016-10-12 | 南通富士通微电子股份有限公司 | Embedded package structure |
| CN106115606A (en) * | 2016-07-14 | 2016-11-16 | 华进半导体封装先导技术研发中心有限公司 | A kind of mems device encapsulating structure and method |
| CN109384192B (en) * | 2017-08-04 | 2020-11-06 | 上海珏芯光电科技有限公司 | Microsystem packaging module and manufacturing method thereof |
| IT201800007442A1 (en) * | 2018-07-23 | 2020-01-23 | PROCESS FOR MANUFACTURING MICROELECTROMECHANICAL DEVICES, IN PARTICULAR ELECTROACOUSTIC MODULES | |
| CN111348613B (en) * | 2018-12-21 | 2023-12-26 | 中芯集成电路(宁波)有限公司 | Packaging method and packaging structure |
| CN113683051A (en) * | 2021-07-26 | 2021-11-23 | 长春理工大学 | Large-area electronic circuit manufacturing technology based on DEP assembly principle |
| US20230092132A1 (en) * | 2021-09-23 | 2023-03-23 | Texas Instruments Incorporated | Wafer level processing for microelectronic device package with cavity |
| JP7741745B2 (en) | 2022-02-15 | 2025-09-18 | キオクシア株式会社 | Semiconductor device and manufacturing method thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7372141B2 (en) * | 2005-03-31 | 2008-05-13 | Stats Chippac Ltd. | Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides |
| US20110227219A1 (en) * | 2010-03-17 | 2011-09-22 | Maxim Integrated Products, Inc. | Enhanced wlp for superior temp cycling, drop test and high current applications |
| US20140353840A1 (en) * | 2013-05-31 | 2014-12-04 | Weng F. Yap | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof |
Family Cites Families (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3469199D1 (en) | 1983-12-09 | 1988-03-10 | Thierry Martin | Composite slabs with integrated acoustical and thermal insulation to cover floors, walls and ceilings |
| US6613606B1 (en) | 2001-09-17 | 2003-09-02 | Magic Corporation | Structure of high performance combo chip and processing method |
| JP4182189B2 (en) | 2001-12-07 | 2008-11-19 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
| US7217588B2 (en) | 2005-01-05 | 2007-05-15 | Sharp Laboratories Of America, Inc. | Integrated MEMS packaging |
| CN100514580C (en) * | 2003-08-26 | 2009-07-15 | 宇芯(毛里求斯)控股有限公司 | Reversible leadless package and stack thereof |
| US7202560B2 (en) | 2004-12-15 | 2007-04-10 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Wafer bonding of micro-electro mechanical systems to active circuitry |
| KR100636823B1 (en) * | 2004-12-27 | 2006-10-23 | 삼성전자주식회사 | MEMS device package and manufacturing method thereof |
| GB2438788B (en) * | 2005-02-24 | 2009-03-11 | Agere Systems Inc | Structure and method for fabricating flip chip devices |
| US7335986B1 (en) | 2005-09-14 | 2008-02-26 | Amkor Technology, Inc. | Wafer level chip scale package |
| EP1945561B1 (en) * | 2005-10-14 | 2018-10-24 | STMicroelectronics Srl | Substrate-level assembly for an integrated device, manufacturing process thereof and related integrated device |
| US7923790B1 (en) | 2007-03-09 | 2011-04-12 | Silicon Laboratories Inc. | Planar microshells for vacuum encapsulated devices and damascene method of manufacture |
| JP5183949B2 (en) | 2007-03-30 | 2013-04-17 | 日本電気株式会社 | Manufacturing method of semiconductor device |
| US8178976B2 (en) * | 2008-05-12 | 2012-05-15 | Texas Instruments Incorporated | IC device having low resistance TSV comprising ground connection |
| JP5468242B2 (en) | 2008-11-21 | 2014-04-09 | 株式会社東芝 | MEMS package and method for manufacturing MEMS package |
| EP2252077B1 (en) * | 2009-05-11 | 2012-07-11 | STMicroelectronics Srl | Assembly of a capacitive acoustic transducer of the microelectromechanical type and package thereof |
| US8530981B2 (en) * | 2009-12-31 | 2013-09-10 | Texas Instruments Incorporated | Leadframe-based premolded package having acoustic air channel for micro-electro-mechanical system |
| US8350381B2 (en) | 2010-04-01 | 2013-01-08 | Infineon Technologies Ag | Device and method for manufacturing a device |
| US8618620B2 (en) * | 2010-07-13 | 2013-12-31 | Infineon Technologies Ag | Pressure sensor package systems and methods |
| US8097490B1 (en) * | 2010-08-27 | 2012-01-17 | Stats Chippac, Ltd. | Semiconductor device and method of forming stepped interconnect layer for stacked semiconductor die |
| CN202102009U (en) | 2010-12-14 | 2012-01-04 | 东南大学 | Thermal wind speed and direction sensor based on Au-Au bonding process |
| US8466544B2 (en) * | 2011-02-25 | 2013-06-18 | Stats Chippac, Ltd. | Semiconductor device and method of forming interposer and opposing build-up interconnect structure with connecting conductive TMV for electrical interconnect of Fo-WLCSP |
| US20130001710A1 (en) | 2011-06-29 | 2013-01-03 | Invensense, Inc. | Process for a sealed mems device with a portion exposed to the environment |
| US20130040423A1 (en) | 2011-08-10 | 2013-02-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of Multi-Chip Wafer Level Packaging |
| US9029962B1 (en) * | 2011-10-12 | 2015-05-12 | Amkor Technology, Inc. | Molded cavity substrate MEMS package fabrication method and structure |
| US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
| US20130292852A1 (en) * | 2012-05-03 | 2013-11-07 | Infineon Technologies Ag | Chip embedded packages and methods for forming a chip embedded package |
| DE102012208031A1 (en) * | 2012-05-14 | 2013-11-14 | Robert Bosch Gmbh | + Hybrid integrated component and process for its production |
| ITMI20121134A1 (en) * | 2012-06-27 | 2013-12-28 | St Microelectronics Srl | FLIP CHIP ELECTRONIC DEVICE AND RELATED PRODUCTION METHOD |
| US8759956B2 (en) * | 2012-07-05 | 2014-06-24 | Infineon Technologies Ag | Chip package and method of manufacturing the same |
| US8653626B2 (en) * | 2012-07-18 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures including a capacitor and methods of forming the same |
| US20140130595A1 (en) * | 2012-11-12 | 2014-05-15 | Memsic, Inc. | Monolithic sensor package |
| TWI570864B (en) | 2013-02-01 | 2017-02-11 | 英帆薩斯公司 | Microelectronic package with wire through holes, method of manufacturing the same, and hardened layer therefor |
| US9446943B2 (en) | 2013-05-31 | 2016-09-20 | Stmicroelectronics S.R.L. | Wafer-level packaging of integrated devices, and manufacturing method thereof |
| US9802813B2 (en) * | 2014-12-24 | 2017-10-31 | Stmicroelectronics (Malta) Ltd | Wafer level package for a MEMS sensor device and corresponding manufacturing process |
| US9969614B2 (en) * | 2015-05-29 | 2018-05-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | MEMS packages and methods of manufacture thereof |
| CN105181230A (en) * | 2015-08-06 | 2015-12-23 | 苏州敏芯微电子技术有限公司 | Pressure sensor and packaging method thereof |
-
2015
- 2015-09-21 US US14/860,157 patent/US9802813B2/en active Active
- 2015-09-25 CN CN201510624967.1A patent/CN105731354B/en active Active
- 2015-09-25 CN CN201520754632.7U patent/CN205257992U/en not_active Withdrawn - After Issue
- 2015-09-25 CN CN201910613944.9A patent/CN110329983B/en active Active
-
2017
- 2017-10-04 US US15/725,190 patent/US10435290B2/en active Active
-
2019
- 2019-08-21 US US16/547,093 patent/US10882738B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7372141B2 (en) * | 2005-03-31 | 2008-05-13 | Stats Chippac Ltd. | Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides |
| US20110227219A1 (en) * | 2010-03-17 | 2011-09-22 | Maxim Integrated Products, Inc. | Enhanced wlp for superior temp cycling, drop test and high current applications |
| US20140353840A1 (en) * | 2013-05-31 | 2014-12-04 | Weng F. Yap | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180044170A1 (en) * | 2014-12-24 | 2018-02-15 | Stmicroelectronics (Malta) Ltd | Wafer level package for a mems sensor device and corresponding manufacturing process |
| US10435290B2 (en) * | 2014-12-24 | 2019-10-08 | Stmicroelectronics (Malta) Ltd | Wafer level package for a MEMS sensor device and corresponding manufacturing process |
| US10882738B2 (en) | 2014-12-24 | 2021-01-05 | Stmicroelectronics (Malta) Ltd | Wafer level package for a mems sensor device and corresponding manufacturing process |
| US11531041B2 (en) * | 2020-04-15 | 2022-12-20 | Robert Bosch Gmbh | Sensor system, including a plurality of individual and separate sensor elements |
| CN113301718A (en) * | 2021-05-28 | 2021-08-24 | 淮南师范学院 | Welding device for miniature electronic element and maintenance method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105731354A (en) | 2016-07-06 |
| CN105731354B (en) | 2019-08-02 |
| CN110329983B (en) | 2024-09-27 |
| CN205257992U (en) | 2016-05-25 |
| CN110329983A (en) | 2019-10-15 |
| US10882738B2 (en) | 2021-01-05 |
| US20180044170A1 (en) | 2018-02-15 |
| US10435290B2 (en) | 2019-10-08 |
| US9802813B2 (en) | 2017-10-31 |
| US20190375627A1 (en) | 2019-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10882738B2 (en) | Wafer level package for a mems sensor device and corresponding manufacturing process | |
| US10093533B2 (en) | CMOS-MEMS-CMOS platform | |
| US9278851B2 (en) | Vertical mount package and wafer level packaging therefor | |
| CN104733422B (en) | Chip package and method for manufacturing the same | |
| US11691870B2 (en) | Semiconductor device including a microelectromechanical structure and an associated integrated electronic circuit | |
| US8741693B2 (en) | Method for manufacturing package structure with micro-electromechanical element | |
| CN105374778B (en) | Chip package and manufacturing method thereof | |
| US20130320463A1 (en) | Package structure having mems element and fabrication method thereof | |
| CN205177811U (en) | Semiconductor device packaging | |
| TW201320266A (en) | Semiconductor package and its manufacturing method | |
| US9334156B2 (en) | Chip package and method thereof | |
| CN102336390B (en) | Microelectromechanical structure with pressure sensor and method of manufacturing the same | |
| CN106672888A (en) | Method and device for encapsulating integrated circuit cores | |
| TWM521807U (en) | Package structure and its interposer | |
| US9362257B2 (en) | Mirco-electro-mechanical system module and manufacturing method thereof | |
| CN104760920B (en) | There is compact electronics packaging body and the correlation technique of MEMS IC | |
| CN203774310U (en) | Electronic device | |
| TWI672786B (en) | Electronic package and method of manufacture | |
| KR101688077B1 (en) | Semiconductor package structure and manufacturing method thereof | |
| CN102464294B (en) | Manufacturing method of package structure with microelectromechanical components | |
| CN103050450B (en) | Chip package structure and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: STMICROELECTRONICS (MALTA) LTD, MALTA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CACHIA, CONRAD;VELLA, DAVID OSCAR;AGIUS, DAMIAN;AND OTHERS;SIGNING DATES FROM 20150909 TO 20150918;REEL/FRAME:036614/0196 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |