US20160079289A1 - Method for mounting chip on printed circuit board - Google Patents
Method for mounting chip on printed circuit board Download PDFInfo
- Publication number
- US20160079289A1 US20160079289A1 US14/488,814 US201414488814A US2016079289A1 US 20160079289 A1 US20160079289 A1 US 20160079289A1 US 201414488814 A US201414488814 A US 201414488814A US 2016079289 A1 US2016079289 A1 US 2016079289A1
- Authority
- US
- United States
- Prior art keywords
- chip
- pcb
- recess portion
- conductive
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/011—Manufacture or treatment of image sensors covered by group H10F39/12
- H10F39/018—Manufacture or treatment of image sensors covered by group H10F39/12 of hybrid image sensors
-
- H01L27/1469—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/10—Integrated devices
- H10F39/12—Image sensors
-
- H10W70/09—
-
- H10W70/093—
-
- H10W70/098—
-
- H10W70/614—
-
- H10W70/05—
-
- H10W70/099—
-
- H10W70/682—
-
- H10W72/073—
-
- H10W72/29—
-
- H10W72/352—
-
- H10W72/354—
-
- H10W72/50—
-
- H10W72/874—
-
- H10W72/9413—
-
- H10W90/00—
-
- H10W90/734—
Definitions
- the present invention relates to a method for mounting a chip. More particularly, the present invention relates to a method for mounting a chip on a printed circuit board.
- a silicon chip, or integrated circuit (IC) is the core element of an electronic device and usually comes in packaged form. With the development of manufacturing technology and requirement of compact design for end products, various packaging methods were invented to meet the demand. At most of the time, silicon chips are sealed within a protection material such as epoxy resin. There are certain cases, particularly when the silicon chip is a sensor device such as a fingerprint sensor chip, that the silicon chip needs to be mount on a substrate and has the surface exposed. Meanwhile, for a fingerprint reader device, the thickness of the packaged sensor must be as low as possible. Hence, the technique of bonding the silicon chip to the substrate plays a very important role. The bonding needs to ensure good circuit connectivity formed therebetween, and to be rigid enough to sustain the fingerprint reader sensor with shear force exerted by a finger.
- Flip chip technology is a suitable means for better interconnecting between the die and the PCB. Processing a flip chip is similar to the conventional IC fabrication, with a few additional steps. Please refer to FIG. 1 . Near the end of the manufacturing process, the attachment pads 2 of a chip 1 are metalized to make them more receptive to solders. This typically consists of several treatments. Small dots of solder balls 3 are then deposited on each metalized pad 2 . The chips 1 are then cut out of the wafer as normal. To attach the flipped chips 1 into a PCB 4 , the chip (die) 1 is inverted to bring the solder balls 3 down onto connectors 5 on the underlying PCB 4 .
- solder balls 3 are then re-melted to produce an electrical connection, typically using a thermosonic bonding or alternatively using a reflow solder process. This also leaves a small space between the chip's circuitry and the underlying mounting. In most cases an electrically-insulating adhesive 6 is then underfilled to provide a stronger mechanical connection.
- the adhesive 6 is used as a heat bridge to ensure that the solder balls 3 are not stressed due to differential heating of the chip 1 and the PCB 4 .
- the adhesive 6 distributing the thermal expansion mismatch between the chip 1 and the PCB 4 , prevents stress concentration in the solder balls 3 which would lead to premature failure.
- fan-outs of logic gates of a chip increases and associated pads for soldering become more and tiny, the efficiency of heating dissipation of such adhesive for the solder balls get worse. In other words, the tiny solder balls will easily get hurt to cause open-circuit failure since limited quantity of the adhesive applied to take away unnecessary heat. Meanwhile, for a fingerprint reader sensor chip, the binding ability between the chip and the PCB may not sufficient to resist the force exerted by a finger.
- An electronic pad array carrier IC device 10 for mounting on a PCB has a thin and flexible “tape” substrate 11 which has a number of traces 12 .
- the substrate 11 can withstand relatively large lateral mechanical displacement.
- An integrated circuit die 13 is mounted in proximity with or on the substrate 11 .
- the substrate traces 12 are provided at their outer ends 14 with solder balls 15 for making connections to the PCB.
- a package body 16 covers the die 13 .
- a carrier structure may be provided around the periphery 17 of the substrate 11 to add rigidity during handling, testing and mounting, but which may also provide the stand-off function.
- the thin, flexible substrate 11 can absorb a relatively large lateral or even vertical mechanical displacement over a rather large package area that may accommodate as few as 20 or as many 500 or more connections.
- the solder balls 15 may be joined to a via 18 through the substrate 11 at least partially filled with electrically conductive material to permit back side testing before or after mounting of a package to the PCB.
- a heat sink structure 19 may be directly bonded to the die 13 in the pad array carrier IC device 10 .
- an improved method for mounting a chip on a PCB is still desired. More particularly, the binding ability between the chip and the PCB should resist external force exerted onto the chip.
- a method for mounting a chip on a printed circuit board includes the steps of: providing a chip having a plurality of bonding pads and a PCB having a recess portion and a plurality of connectors; gluing the recess portion; placing the chip into the recess portion; and forming circuit patterns linking associated bonding pad and connector.
- a bottom of the recess portion is substantially flat and a shape of the recess portion is similar to that of the chip but large enough so that the chip can be fixed in the recess portion after being glued.
- the gluing step is achieved by a conductive adhesive.
- An auxiliary nonconductive adhesive is further placed over the conductive adhesive and in sealing the gap between the chip and edges of the PCB.
- the forming circuit patterns step is achieved by ink-jet or screen printing. A conductive ink or conductive paste is used for the ink-jet or screen printing.
- the PCB has at least 3 conductive layers and 2 insulation layers formed interleaved.
- the forming circuit patterns step is achieved by forming a layer of copper and etching out an unnecessary portion of the copper.
- the chip is an image sensor.
- the image sensor is a fingerprint reader sensor. Step difference between a level of a top surface of the chip and that of the PCB after the placing the chip into the recess portion step is less than 0.1 mm.
- the method further includes a step of forming a protection layer over the off-chip area.
- the protection layer is better made of organic coating material.
- FIG. 1 is used to illustrate a conventional flip chip process.
- FIG. 2 shows an electronic pad array carrier IC device in a prior art.
- FIG. 3 is a flow chart of a method for mounting a chip on a printed circuit board according to the present invention.
- FIG. 4 to FIG. 9 illustrate steps of the method.
- FIG. 10 shows a top view of the chip and the printed circuit board after the method has applied.
- FIG. 3 is a flow chart of the method for mounting a chip on a printed circuit board (PCB) according to the present invention.
- FIG. 4 to FIG. 9 illustrates steps of the method.
- FIG. 10 shows a top view of the chip 300 and the PCB 100 after the method has been applied.
- the first step of the method is to provide a chip 300 and a PCB 100 (S 01 ).
- the chip 300 is in form of a die rather than a packaged integrated circuit. Without the package portion in a conventional packaged integrated circuit, the chip 300 can have lower thickness for assembly and is possible to reduce the thickness of a final product applied this chip 300 .
- the chip 300 is better an image sensor since it is not necessary to be enclosed for protection. Instead, image sensors must expose a portion of themselves to the external environment so that they can function normally. Moreover, some of them would be encountered extra forced exerted. Protection against friction should be well done.
- the chip 300 in the embodiment is a fingerprint reader sensor chip in form of a die.
- the chip 300 has a sensing portion 320 and a number of bonding pads 340 on the same side.
- the number of bonding pads 340 is not limited to fifteen. It can be more, for example tens to hundreds, depending on the fan-outs of its design.
- the bonding pads 340 are used to link to external circuitry for the fan-outs.
- the PCB 100 can be any types except a flexible circuit board. According to the present invention, it is better to have at least 3 conductive layers and 2 insulation layers formed interleaved. Please refer to FIG. 4 .
- the PCB 100 has a first conductive layer 110 , a first insulation layer 120 , a second conductive layer 130 , a second insulation layer 140 and a third conductive layer 150 .
- Each of the conductive layers forms a specified circuitry.
- the first insulation layer 120 and the second insulation layer 140 substantially block electrical connections for two adjacent conductive layers.
- each of the conductive layers may not be completely formed or populated to occupy the entire space between the first insulation layer 120 and the second insulation layer 140 , there are some portions of the first insulation layer 120 and the second insulation layer 140 contacted with each other. For illustration purpose, dashed lines are used to separate the two insulation layers. In fact, the interface is not so clear.
- the PCB 100 has a recess portion 160 which may be formed by cutting a portion of the first insulation layer 120 .
- a bottom of the recess portion 160 is substantially flat and formed by the second conductive layer 130 .
- a shape of the recess portion 160 is similar to that of the chip 300 but large enough so that the chip 300 can be fixed in the recess portion 160 after the chip 300 gets glued in the coming step.
- the first conductive layer 110 has a number of portions which are used to link to the related bonding pads 340 , so that a complete circuitry run as a sensor can be implemented after all linkages between that portions and the bonding pads 340 are formed.
- the next step is gluing the recess portion 160 (S 02 ).
- a conductive adhesive 200 is used for gluing.
- the conductive adhesive 200 is a silver paste.
- the reason the conductive adhesive 200 is used is the chip 300 and the PCB 100 need to be fixed while electrical conductivity must exist therebetween. Actually, the amount of the conductive adhesive 200 is not as much as the figures show as long as the PCB 100 and the chip 300 can be glued.
- FIG. 6 After the chip 300 is placed on the conductive adhesive 200 , there might be space where the conductive adhesive 200 is not filled. The space forms a gap between the chip 300 and edges of the PCB 100 .
- An auxiliary nonconductive adhesive 210 is further used to place over the conductive adhesive 200 and in the gap. Please refer to FIG. 7 . Heat conductive glues are preferred to be used as the auxiliary nonconductive adhesive 210 . Epoxy resin is recommended.
- step S 03 is not soon after the step S 02 . It should be time to wait for the conductive adhesive 200 becoming the maximum stickiness before it is fixed. It should be noticed that a level of a top surface of the chip 300 may be substantially the same as that of the PCB 100 after step S 03 is finished. This is because the two top surfaces must be closer enough for the next step to be applied so that circuitry formed across the two surfaces would not be damaged due to a large step (or difference of height) formed therebetween. In practice, step difference between the level of the top surface of the chip 300 and that of the PCB 100 after step S 03 should be less than 0.1 mm.
- the chip 300 could be a slightly higher than the PCB 100 since the chip 300 may be enclosed by a housing (not shown) but the sensing portion 320 must be exposed through an opening.
- Next step is forming circuit patterns 400 linking associated bonding pad 340 with connector 140 (S 04 ). It is depicted by FIG. 8 .
- This step is achieved by inkjet printing or screen printing.
- the ink used here should be specified. It is a conductive ink used for the inkjet printing or screen printing.
- the conductive ink contains conductive materials. After it is dried, circuit connection can be available by the conductive materials left as the circuit patterns 400 .
- the circuit patterns 400 can be formed by other means. For example, it is achieved by forming a layer of copper and etching out an unnecessary portion of the copper.
- the conductive ink can be replaced by a conductive paste if further fixtures are used over the bonding pad 340 .
- the method can further comprise a step to form a protection layer 500 over the off-chip and the non-image sensing area (S 05 ). Please refer to FIG. 9 . This is because the left conductive materials of the conductive ink (paste) may not be wearable.
- the protection layer 500 exists.
- the protection layer 500 is made of organic coating material.
- the recess portion 160 in the PCB 100 is just large enough to accommodate the chip 300 and the conductive adhesive 200 .
- the chip 300 can be firmly fixed in the PCB 100 .
- the chip 300 can resist the force exerted by the finger for fetching fingerprint image patterns with the help of the conductive adhesive 200 and the reaction from the PCB 100 .
- no soldering is applied to form the circuitry across the chip 300 and the PCB 100 . No more problems of heat dissipation could happen.
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Wire Bonding (AREA)
Abstract
Description
- The present invention relates to a method for mounting a chip. More particularly, the present invention relates to a method for mounting a chip on a printed circuit board.
- A silicon chip, or integrated circuit (IC), is the core element of an electronic device and usually comes in packaged form. With the development of manufacturing technology and requirement of compact design for end products, various packaging methods were invented to meet the demand. At most of the time, silicon chips are sealed within a protection material such as epoxy resin. There are certain cases, particularly when the silicon chip is a sensor device such as a fingerprint sensor chip, that the silicon chip needs to be mount on a substrate and has the surface exposed. Meanwhile, for a fingerprint reader device, the thickness of the packaged sensor must be as low as possible. Hence, the technique of bonding the silicon chip to the substrate plays a very important role. The bonding needs to ensure good circuit connectivity formed therebetween, and to be rigid enough to sustain the fingerprint reader sensor with shear force exerted by a finger.
- Flip chip technology is a suitable means for better interconnecting between the die and the PCB. Processing a flip chip is similar to the conventional IC fabrication, with a few additional steps. Please refer to
FIG. 1 . Near the end of the manufacturing process, theattachment pads 2 of achip 1 are metalized to make them more receptive to solders. This typically consists of several treatments. Small dots ofsolder balls 3 are then deposited on eachmetalized pad 2. Thechips 1 are then cut out of the wafer as normal. To attach the flippedchips 1 into aPCB 4, the chip (die) 1 is inverted to bring thesolder balls 3 down ontoconnectors 5 on theunderlying PCB 4. Thesolder balls 3 are then re-melted to produce an electrical connection, typically using a thermosonic bonding or alternatively using a reflow solder process. This also leaves a small space between the chip's circuitry and the underlying mounting. In most cases an electrically-insulatingadhesive 6 is then underfilled to provide a stronger mechanical connection. - One challenge of the flip chip technology is heat dissipation for thermal stress in the
chip 1. Theadhesive 6 is used as a heat bridge to ensure that thesolder balls 3 are not stressed due to differential heating of thechip 1 and thePCB 4. Theadhesive 6, distributing the thermal expansion mismatch between thechip 1 and thePCB 4, prevents stress concentration in thesolder balls 3 which would lead to premature failure. When fan-outs of logic gates of a chip increases and associated pads for soldering become more and tiny, the efficiency of heating dissipation of such adhesive for the solder balls get worse. In other words, the tiny solder balls will easily get hurt to cause open-circuit failure since limited quantity of the adhesive applied to take away unnecessary heat. Meanwhile, for a fingerprint reader sensor chip, the binding ability between the chip and the PCB may not sufficient to resist the force exerted by a finger. - A better solution to settle the problem could be available from the U.S. Pat. No. 5,045,921. Please see
FIG. 2 . An electronic pad arraycarrier IC device 10 for mounting on a PCB is disclosed. It has a thin and flexible “tape”substrate 11 which has a number oftraces 12. Thesubstrate 11 can withstand relatively large lateral mechanical displacement. Anintegrated circuit die 13 is mounted in proximity with or on thesubstrate 11. Thesubstrate traces 12 are provided at theirouter ends 14 withsolder balls 15 for making connections to the PCB. Apackage body 16 covers the die 13. Alternatively, a carrier structure may be provided around the periphery 17 of thesubstrate 11 to add rigidity during handling, testing and mounting, but which may also provide the stand-off function. The thin,flexible substrate 11 can absorb a relatively large lateral or even vertical mechanical displacement over a rather large package area that may accommodate as few as 20 or as many 500 or more connections. Thesolder balls 15 may be joined to avia 18 through thesubstrate 11 at least partially filled with electrically conductive material to permit back side testing before or after mounting of a package to the PCB. Additionally, aheat sink structure 19 may be directly bonded to the die 13 in the pad arraycarrier IC device 10. Although '921 was an innovative invention to provide bonding between a die and a PCB with a special tape substrate, it is the tape substrate causes complexity in mounting and extra cost. - Therefore, an improved method for mounting a chip on a PCB is still desired. More particularly, the binding ability between the chip and the PCB should resist external force exerted onto the chip.
- This paragraph extracts and compiles some features of the present invention; other features will be disclosed in the follow-up paragraphs. It is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims.
- In accordance with an aspect of the present invention, a method for mounting a chip on a printed circuit board (PCB) includes the steps of: providing a chip having a plurality of bonding pads and a PCB having a recess portion and a plurality of connectors; gluing the recess portion; placing the chip into the recess portion; and forming circuit patterns linking associated bonding pad and connector. A bottom of the recess portion is substantially flat and a shape of the recess portion is similar to that of the chip but large enough so that the chip can be fixed in the recess portion after being glued.
- Preferably, the gluing step is achieved by a conductive adhesive. An auxiliary nonconductive adhesive is further placed over the conductive adhesive and in sealing the gap between the chip and edges of the PCB. The forming circuit patterns step is achieved by ink-jet or screen printing. A conductive ink or conductive paste is used for the ink-jet or screen printing. The PCB has at least 3 conductive layers and 2 insulation layers formed interleaved. The forming circuit patterns step is achieved by forming a layer of copper and etching out an unnecessary portion of the copper. The chip is an image sensor. The image sensor is a fingerprint reader sensor. Step difference between a level of a top surface of the chip and that of the PCB after the placing the chip into the recess portion step is less than 0.1 mm.
- According to the present invention, the method further includes a step of forming a protection layer over the off-chip area. The protection layer is better made of organic coating material.
-
FIG. 1 is used to illustrate a conventional flip chip process. -
FIG. 2 shows an electronic pad array carrier IC device in a prior art. -
FIG. 3 is a flow chart of a method for mounting a chip on a printed circuit board according to the present invention. -
FIG. 4 toFIG. 9 illustrate steps of the method. -
FIG. 10 shows a top view of the chip and the printed circuit board after the method has applied. - The present invention will now be described more specifically with reference to the following embodiment.
- Please refer to
FIG. 3 toFIG. 10 . An embodiment is illustrated.FIG. 3 is a flow chart of the method for mounting a chip on a printed circuit board (PCB) according to the present invention.FIG. 4 toFIG. 9 illustrates steps of the method.FIG. 10 shows a top view of thechip 300 and thePCB 100 after the method has been applied. - The first step of the method is to provide a
chip 300 and a PCB 100 (S01). According to the present invention, thechip 300 is in form of a die rather than a packaged integrated circuit. Without the package portion in a conventional packaged integrated circuit, thechip 300 can have lower thickness for assembly and is possible to reduce the thickness of a final product applied thischip 300. In application, thechip 300 is better an image sensor since it is not necessary to be enclosed for protection. Instead, image sensors must expose a portion of themselves to the external environment so that they can function normally. Moreover, some of them would be encountered extra forced exerted. Protection against friction should be well done. For example, thechip 300 in the embodiment is a fingerprint reader sensor chip in form of a die. Before further processes of the method of the present invention are applied, a layer of protection should be ready. Please refer toFIG. 10 first. From the top view of thechip 300, it is obvious that thechip 300 has asensing portion 320 and a number ofbonding pads 340 on the same side. In the embodiment, for illustrative purpose, there are fifteenbonding pads 340 used. In practice, the number ofbonding pads 340 is not limited to fifteen. It can be more, for example tens to hundreds, depending on the fan-outs of its design. Thebonding pads 340 are used to link to external circuitry for the fan-outs. - The
PCB 100 can be any types except a flexible circuit board. According to the present invention, it is better to have at least 3 conductive layers and 2 insulation layers formed interleaved. Please refer toFIG. 4 . ThePCB 100 has a firstconductive layer 110, afirst insulation layer 120, a secondconductive layer 130, asecond insulation layer 140 and a thirdconductive layer 150. Each of the conductive layers forms a specified circuitry. There can be many vias (not shown) used to be filled with conductive material, such as copper. Vias can be used to conduct current between two or three conductive layers. Thefirst insulation layer 120 and thesecond insulation layer 140 substantially block electrical connections for two adjacent conductive layers. Since each of the conductive layers may not be completely formed or populated to occupy the entire space between thefirst insulation layer 120 and thesecond insulation layer 140, there are some portions of thefirst insulation layer 120 and thesecond insulation layer 140 contacted with each other. For illustration purpose, dashed lines are used to separate the two insulation layers. In fact, the interface is not so clear. - It is appreciated that the illustration of the
PCB 100 comparing with other components in all figures is not in proportion. In order to have a better understanding of the present invention, length and thickness of thePCB 100 comparing with other components are shrunk. In practice, thePCB 100 would be much wider than it is shown inFIG. 4 toFIG. 9 . It is not necessary a limit to the scope of claims of the present invention. ThePCB 100 has a recess portion 160 which may be formed by cutting a portion of thefirst insulation layer 120. A bottom of the recess portion 160 is substantially flat and formed by the secondconductive layer 130. A shape of the recess portion 160 is similar to that of thechip 300 but large enough so that thechip 300 can be fixed in the recess portion 160 after thechip 300 gets glued in the coming step. The firstconductive layer 110 has a number of portions which are used to link to therelated bonding pads 340, so that a complete circuitry run as a sensor can be implemented after all linkages between that portions and thebonding pads 340 are formed. - The next step is gluing the recess portion 160 (S02). Please see
FIG. 5 . Aconductive adhesive 200 is used for gluing. Preferably, theconductive adhesive 200 is a silver paste. The reason theconductive adhesive 200 is used is thechip 300 and thePCB 100 need to be fixed while electrical conductivity must exist therebetween. Actually, the amount of theconductive adhesive 200 is not as much as the figures show as long as thePCB 100 and thechip 300 can be glued. Then, place thechip 300 into the recess portion 160 (S03). Please seeFIG. 6 . After thechip 300 is placed on theconductive adhesive 200, there might be space where theconductive adhesive 200 is not filled. The space forms a gap between thechip 300 and edges of thePCB 100. An auxiliarynonconductive adhesive 210 is further used to place over theconductive adhesive 200 and in the gap. Please refer toFIG. 7 . Heat conductive glues are preferred to be used as the auxiliarynonconductive adhesive 210. Epoxy resin is recommended. - It should be noted the step S03 is not soon after the step S02. It should be time to wait for the
conductive adhesive 200 becoming the maximum stickiness before it is fixed. It should be noticed that a level of a top surface of thechip 300 may be substantially the same as that of thePCB 100 after step S03 is finished. This is because the two top surfaces must be closer enough for the next step to be applied so that circuitry formed across the two surfaces would not be damaged due to a large step (or difference of height) formed therebetween. In practice, step difference between the level of the top surface of thechip 300 and that of thePCB 100 after step S03 should be less than 0.1 mm. Thechip 300 could be a slightly higher than thePCB 100 since thechip 300 may be enclosed by a housing (not shown) but thesensing portion 320 must be exposed through an opening. - Next step is forming
circuit patterns 400 linking associatedbonding pad 340 with connector 140 (S04). It is depicted byFIG. 8 . This step is achieved by inkjet printing or screen printing. However, the ink used here should be specified. It is a conductive ink used for the inkjet printing or screen printing. The conductive ink contains conductive materials. After it is dried, circuit connection can be available by the conductive materials left as thecircuit patterns 400. Thecircuit patterns 400 can be formed by other means. For example, it is achieved by forming a layer of copper and etching out an unnecessary portion of the copper. In addition, the conductive ink can be replaced by a conductive paste if further fixtures are used over thebonding pad 340. - Mounting of the
chip 300 on thePCB 100 can be ready after the aforementioned steps. However, according to the spirit of the present invention, the method can further comprise a step to form aprotection layer 500 over the off-chip and the non-image sensing area (S05). Please refer toFIG. 9 . This is because the left conductive materials of the conductive ink (paste) may not be wearable. In order to protect thecircuit patterns 400, theprotection layer 500 exists. Preferably, theprotection layer 500 is made of organic coating material. - From the description of the embodiment above, it is known that there are some features of the present invention comparing with conventional methods. First, the recess portion 160 in the
PCB 100 is just large enough to accommodate thechip 300 and theconductive adhesive 200. After gluing, thechip 300 can be firmly fixed in thePCB 100. Thechip 300 can resist the force exerted by the finger for fetching fingerprint image patterns with the help of theconductive adhesive 200 and the reaction from thePCB 100. Second, no soldering is applied to form the circuitry across thechip 300 and thePCB 100. No more problems of heat dissipation could happen. - While the invention has been described in terms of what is presently considered to be the most practical and preferred embodiment, it is to be understood that the invention needs not be limited to the disclosed embodiment. On the contrary, it is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims, which are to be accorded with the broadest interpretation so as to encompass all such modifications and similar structures.
Claims (13)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/488,814 US9281339B1 (en) | 2014-09-17 | 2014-09-17 | Method for mounting chip on printed circuit board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/488,814 US9281339B1 (en) | 2014-09-17 | 2014-09-17 | Method for mounting chip on printed circuit board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US9281339B1 US9281339B1 (en) | 2016-03-08 |
| US20160079289A1 true US20160079289A1 (en) | 2016-03-17 |
Family
ID=55410522
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/488,814 Expired - Fee Related US9281339B1 (en) | 2014-09-17 | 2014-09-17 | Method for mounting chip on printed circuit board |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US9281339B1 (en) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI533233B (en) * | 2015-07-13 | 2016-05-11 | 晨星半導體股份有限公司 | Capacitive sensor structure, circuit board structure with capacitive sensor, and package structure of capacitive sensor |
| CN107592761A (en) * | 2017-08-30 | 2018-01-16 | 广东欧珀移动通信有限公司 | Cover plate assembly and preparation method thereof, electronic equipment |
| US10867954B2 (en) | 2017-11-15 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect chips |
| CN107808889B (en) * | 2017-11-29 | 2023-10-20 | 苏州晶方半导体科技股份有限公司 | Stacked package structure and packaging method |
| US11327050B2 (en) * | 2018-02-20 | 2022-05-10 | Intel Corporation | Mechanical failure monitoring, detection, and classification in electronic assemblies |
| CN109522848A (en) * | 2018-11-20 | 2019-03-26 | 维沃移动通信有限公司 | A kind of fingerprint mould group, the control method and terminal of fingerprint mould group |
| WO2021114266A1 (en) * | 2019-12-13 | 2021-06-17 | 南昌欧菲生物识别技术有限公司 | Fingerprint module and electronic device |
| DE102021101010A1 (en) | 2021-01-19 | 2022-07-21 | Infineon Technologies Ag | PRE-PACKAGED CHIP, METHOD OF MAKING A PRE-PACKAGED CHIP, SEMICONDUCTOR PACKAGE AND METHOD OF MAKING A SEMICONDUCTOR PACKAGE |
| CN112992772B (en) * | 2021-02-09 | 2021-12-10 | 晋城市国科半导体研究所 | Semiconductor chip fixing and processing equipment and processing technology |
| CN112687656B (en) * | 2021-03-17 | 2021-06-11 | 浙江铖昌科技股份有限公司 | Semiconductor packaging structure and preparation method thereof |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE68927295T2 (en) * | 1988-07-08 | 1997-05-07 | Oki Electric Ind Co Ltd | SYNTHETIC-SEALED SEMICONDUCTOR COMPONENT |
| US5571608A (en) * | 1994-07-15 | 1996-11-05 | Dell Usa, L.P. | Apparatus and method of making laminate an embedded conductive layer |
| JP4339834B2 (en) * | 2005-08-23 | 2009-10-07 | 日東電工株式会社 | Method for manufacturing suspension board with circuit |
| KR101019151B1 (en) * | 2008-06-02 | 2011-03-04 | 삼성전기주식회사 | Printed circuit board and manufacturing method thereof |
| DE102010042567B3 (en) * | 2010-10-18 | 2012-03-29 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method for manufacturing a chip package and chip package |
-
2014
- 2014-09-17 US US14/488,814 patent/US9281339B1/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US9281339B1 (en) | 2016-03-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9281339B1 (en) | Method for mounting chip on printed circuit board | |
| US10121043B2 (en) | Printed circuit board assembly with image sensor mounted thereon | |
| KR100497997B1 (en) | Semiconductor module | |
| TWI421904B (en) | Semiconductor memory device and manufacturing method thereof | |
| JP4830120B2 (en) | Electronic package and manufacturing method thereof | |
| US9760754B2 (en) | Printed circuit board assembly forming enhanced fingerprint module | |
| EP3007102B1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
| US7956453B1 (en) | Semiconductor package with patterning layer and method of making same | |
| US9607951B2 (en) | Chip package | |
| JP2009141169A (en) | Semiconductor device | |
| US9613894B2 (en) | Electronic package | |
| US9305912B2 (en) | Stack package and method for manufacturing the same | |
| JP4945682B2 (en) | Semiconductor memory device and manufacturing method thereof | |
| CN107331627A (en) | A kind of chip packaging method and chip-packaging structure | |
| JP2008218758A (en) | Electronic circuit mounting structure | |
| US7955898B2 (en) | Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices | |
| CN101656246B (en) | Chip stack packaging structure with substrate with opening and packaging method thereof | |
| CN102270584A (en) | Circuit board structure, packaging structure and method for manufacturing circuit board | |
| CN100431143C (en) | Semiconductor Package Structure | |
| JP3867796B2 (en) | Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus | |
| CN101656247A (en) | Semiconductor packaging structure | |
| US20050046036A1 (en) | Semiconductor device, semiconductor module and method of manufacturing semiconductor device | |
| US11527511B2 (en) | Electronic device comprising a support substrate and stacked electronic chips | |
| CN105405771B (en) | Method for mounting chip on printed circuit board | |
| KR101616272B1 (en) | Semiconductor package manufacturing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: SUNASIC TECHNOLOGIES, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, CHI-CHOU;HE, ZHENG-PING;REEL/FRAME:033758/0736 Effective date: 20140811 |
|
| ZAAA | Notice of allowance and fees due |
Free format text: ORIGINAL CODE: NOA |
|
| ZAAB | Notice of allowance mailed |
Free format text: ORIGINAL CODE: MN/=. |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 4 |
|
| FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
| LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20240308 |