US20150214202A1 - Non-shrink varistor substrate and production method for same - Google Patents
Non-shrink varistor substrate and production method for same Download PDFInfo
- Publication number
- US20150214202A1 US20150214202A1 US14/424,955 US201314424955A US2015214202A1 US 20150214202 A1 US20150214202 A1 US 20150214202A1 US 201314424955 A US201314424955 A US 201314424955A US 2015214202 A1 US2015214202 A1 US 2015214202A1
- Authority
- US
- United States
- Prior art keywords
- layer
- varistor
- bonding layer
- thin bonding
- shrink
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H10W90/00—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/16—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C1/00—Details
- H01C1/14—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/28—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals
- H01C17/281—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals by thick film techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/1006—Thick film varistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/102—Varistor boundary, e.g. surface layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/105—Varistor cores
- H01C7/108—Metal oxide
- H01C7/112—ZnO type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/12—Overvoltage protection resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/18—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material comprising a plurality of layers stacked between terminals
-
- H01L33/486—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/8506—Containers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
-
- H10W42/60—
-
- H10W70/692—
Definitions
- the present invention relates to a non-shrink varistor substrate and a method of manufacturing the same. More particularly, the present invention relates to a non-shrink varistor substrate and a method of manufacturing the same, wherein the non-shrink varistor substrate has a low shrinkage rate upon firing, high mechanical strength, and good heat dissipation efficiency.
- a light emitting diode has advantages such as low power, high efficiency, high luminance, and long lifetime and is thus mainly provided in the form of a package in electronic parts, but is disadvantageously susceptible to static electricity or inverse voltage.
- a Zener diode or a varistor is connected parallel to an LED chip.
- Zener dioder or a varistor disposed to be flush with the LED chip, light produced from the LED chip may be scattered and refracted, making it difficult to efficiently control a luminous view angle. Therefore, a process of embedding a Zener diode in a substrate is being adopted.
- a device-incorporated substrate includes inner and outer electrodes, and the inner electrodes are printed between the sheets of the substrate and then sintered.
- the outer electrodes are connected to the inner electrodes.
- a substrate disclosed in Korean Patent Application Publication No. 2013-0007693 may cause shrinkage deformation in a firing process depending on the type of material for the substrate. Furthermore, the shrinkage rate of the substrate is not uniform, making it difficult to manufacture a substrate that satisfies a precise dimension standard. Moreover, reducing the shrinkage rate of the substrate may be complicated, undesirably deteriorating productivity. Also, as the substrate itself is not enhanced in mechanical strength, utility of the substrate may decrease.
- An object of the present invention is to provide a non-shrink varistor substrate and a method of manufacturing the same, wherein bondability and bonding reliability may be enhanced upon heterobonding of a reinforcement layer and a varistor layer.
- another object of the present invention is to provide a non-shrink varistor substrate and a method of manufacturing the same, wherein a thin bonding layer is formed on the surface of the reinforcement layer, so that a molded body may be bonded in a non-shrink firing mode to thereby ensure dimensional precision.
- Still another object of the present invention is to provide a non-shrink varistor substrate and a method of manufacturing the same, wherein a thin bonding layer is formed on the surface of the reinforcement layer to thereby further enhance mechanical strength of the varistor substrate.
- the present invention provides a non-shrink varistor substrate, comprising: a reinforcement layer formed of a ceramic material; a thin bonding layer formed on the surface of the reinforcement layer; a first varistor layer formed on the thin bonding layer and including a plurality of inner electrode layers; and an outer electrode layer formed on the first varistor layer and electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the thin bonding layer, and the reinforcement layer.
- non-shrink varistor substrate may further comprise a first bonding layer formed between the thin bonding layer and the first varistor layer.
- the outer electrode layer may be formed on the first varistor layer and may be electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the first bonding layer, the thin bonding layer, and the reinforcement layer.
- non-shrink varistor substrate may further comprise a second varistor layer formed under the thin bonding layer and including a plurality of inner electrode layers therein.
- non-shrink varistor substrate may further comprise a second bonding layer formed between the thin bonding layer and the second varistor layer.
- outer electrode layers may be formed on the first varistor layer and under the second varistor layer, and may be electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the thin bonding layer, the reinforcement layer, and the second varistor layer.
- the thin bonding layer may be formed into an oxide layer by a pre-firing process.
- the first bonding layer may have a ZnO-based composition comprising, based on 100 parts by weight thereof, 75 ⁇ 95 parts by weight of ZnO, 0 ⁇ 5 parts by weight of Pr 2 O 5 , 5 ⁇ 15 parts by weight of Bi 2 O 3 , and 0 ⁇ 5 parts by weight of Sb 2 O 3 .
- the second bonding layer may have a ZnO-based composition comprising, based on 100 parts by weight thereof, 75 ⁇ 95 parts by weight of ZnO, 0 ⁇ 5 parts by weight of Pr 2 O 5 , 5 ⁇ 15 parts by weight of Bi 2 O 3 , and 0 ⁇ 5 parts by weight of Sb 2 O 3 .
- the thin bonding layer may comprise at least one of SiO 2 , CuO, TiO 2 and Cr 2 O 3 .
- the present invention provides a method of manufacturing a non-shrink varistor substrate, comprising: forming a reinforcement layer using a ceramic material; forming a thin bonding layer on the surface of the reinforcement layer; forming a first varistor layer having a plurality of inner electrode layers on the thin bonding layer; firing a varistor molded body comprising the reinforcement layer, the thin bonding layer, and the first varistor layer; and forming an outer electrode layer electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the thin bonding layer, and the reinforcement layer.
- the method may further comprise forming a first bonding layer on the thin bonding layer, after forming the thin bonding layer, and firing the varistor molded body may be performed under the condition that the first bonding layer is provided.
- the method may further comprise forming a second varistor layer having a plurality of inner electrode layers under the thin bonding layer, after forming the first varistor layer, and firing the varistor molded body may be performed under the condition that the second varistor layer is provided.
- the method may further comprise forming a second bonding layer under the thin bonding layer, before forming the second varistor layer, and firing the varistor molded body may be performed under the condition that the second bonding layer is provided.
- a thin bonding layer is formed on the surface of a reinforcement layer upon heterobonding of a reinforcement layer and a varistor layer, and thereby bondability and bonding reliability can be enhanced.
- a molded body can be bonded in a non-shrink firing mode, thereby ensuring dimensional precision.
- the formation of the thin bonding layer on the surface of the reinforcement layer is effective at enhancing mechanical strength of a varistor substrate.
- FIG. 1 is a side cross-sectional view illustrating a non-shrink varistor substrate according to the present invention
- FIG. 2 is a perspective cross-sectional view illustrating the non-shrink varistor substrate according to the present invention
- FIG. 3 is a view illustrating a reinforcement layer and a thin bonding layer in the non-shrink varistor substrate according to the present invention
- FIG. 4 is a flowchart illustrating a process of manufacturing a non-shrink varistor substrate according to an embodiment of the present invention
- FIG. 5 is a flowchart illustrating a process of manufacturing a non-shrink varistor substrate according to another embodiment of the present invention.
- FIG. 6 is a flowchart illustrating a process of manufacturing a non-shrink varistor substrate according to still another embodiment of the present invention.
- a non-shrink varistor substrate 100 includes a reinforcement layer 10 , a thin bonding layer 20 , a first bonding layer 30 , a second bonding layer 40 , a first varistor layer 50 , a second varistor layer 60 , outer electrode layers 70 a , 70 b , a conductive material 80 , and a light emitting device 90 .
- the reinforcement layer 10 may include at least one of Al 2 O 3 , AlN and MgO. Such a reinforcement layer 10 may be provided in sheet form. The reinforcement layer 10 may have at least one via hole at one side thereof
- the thin bonding layer 20 is formed on the surface of the reinforcement layer 10 made of a post-fired ceramic material.
- a material for the thin bonding layer 20 may include at least one of SiO 2 , CuO and Cr 2 O 3 .
- the thin bonding layer 20 is formed, after which pre-firing may be performed to result in an oxide layer, or may not be implemented depending on the type of layer material.
- the bondability between the reinforcement layer 10 made of a post-fired ceramic material and the varistor layers 50 , 60 is enhanced upon firing a varistor molded body.
- the non-shrink varistor substrate 100 is configured such that the varistor layers 50 , 60 are bonded to the reinforcement layer 10 including the thin bonding layer 20 formed on the surface thereof, thus achieving precise dimensions at a shrinkage rate of 0 ⁇ 0.9%.
- the first bonding layer 30 and the second bonding layer 40 are formed on and under the reinforcement layer 10 , respectively. Also, the first bonding layer 30 and the second bonding layer 40 may have at least one via hole at a position corresponding to the position of the via hole of the reinforcement layer 10 .
- the first bonding layer 30 and the second bonding layer 40 may be formed using at least one of ZnO, Pr 2 O 5 , Bi 2 O 3 and Sb 2 O 3 .
- the first bonding layer 30 and the second bonding layer 40 are formed so as to enhance the bondability between the reinforcement layer 10 and the first varistor layer 50 and between the reinforcement layer 10 and the second varistor layer 60 .
- the first bonding layer 30 and the second bonding layer 40 may be composed of 75 ⁇ 95 parts by weight of ZnO, and 5 ⁇ 15 parts by weight of Bi 2 O 3 . Also, the first bonding layer 30 and the second bonding layer 40 may further include 0 ⁇ 5 parts by weight of Pr 2 O 5 , and 0 ⁇ 5 parts by weight of Sb 2 O 3 . The first bonding layer 30 and the second bonding layer 40 may be formed so that a firing temperature is about 900° C.
- non-shrink varistor substrate 100 may be configured such that the thin bonding layer 20 is formed on the surface of the reinforcement layer 10 , without the first bonding layer 30 and the second bonding layer 40 , and thereby the varistor layers 50 , 60 may be bonded on and under the thin bonding layer 20 .
- the first varistor layer 50 is formed on the first bonding layer 30 .
- the second varistor layer 60 is formed under the second bonding layer 40 .
- the first varistor layer 50 and the second varistor layer 60 are a varistor having an antistatic function.
- the name varistor is a portmanteau of variable resistor. Such a varistor indicates a non-linear semiconductor resistor the resistance of which varies depending on the applied voltage. When the applied voltage is equal to or higher than a predetermined level, the varistor plays a role in protecting the device by discharging electricity.
- the first varistor layer 50 and the second varistor layer 60 may be provided in the form of a ZnO-based substrate having good thermal conductivity and reflectivity.
- the first varistor layer 50 and the second varistor layer 60 may be provided in a structure where a plurality of green sheets is stacked.
- the plurality of green sheets may be manufactured as below.
- a ZnO powder is mixed with an additive, such as Bi 2 O 3 or Sb 2 O 3 , and at least one of Co 3 O 4 , Nd 2 O 3 and Pr 6 O 11 so as to possess a desired composition.
- the ZnO powder thus obtained is subjected to ball milling for 24 hr together with a solvent such as water or alcohol, thus preparing a feed powder.
- the feed powder is mixed with, as an additive, about 6 wt % of a PVB binder that is weighed per the amount of the feed powder and dissolved in a toluene/alcohol-based solvent.
- the resulting mixture is milled for about 24 hr using a small ball mill and blended, thus preparing a slurry.
- This slurry may be formed into a plurality of green sheets having a desired size using a process such as doctor blading or the like.
- the first inner electrode layer 55 includes a first sub inner electrode layer 55 a electrically connected to a first pole, and a second sub inner electrode layer 55 b electrically connected to a second pole having a polarity opposite the first pole.
- the second inner electrode layer 65 includes a first sub inner electrode layer 65 a electrically connected to a first pole, and a second sub inner electrode layer 65 b electrically connected to a second pole having a polarity opposite the first pole.
- the first inner electrode layer 55 and the second inner electrode layer 65 may be formed of Ag or AgPd.
- each of the first inner electrode layer 55 and the second inner electrode layer 65 may have at least one via hole at a position corresponding to the position of the via hole of the reinforcement layer 10 .
- the first varistor layer 50 and the second varistor layer 60 may be formed so that a firing temperature is about 1000 ⁇ 1100° C.
- a molded body including the reinforcement layer 10 , the first bonding layer 30 , the second bonding layer 40 , the first varistor layer 50 and the second varistor layer 60 is referred to as a varistor molded body.
- the non-shrink varistor substrate 100 may include only the first varistor layer 50 provided on the thin bonding layer 20 or on the first bonding layer under the condition that the first bonding layer 30 is present, without the second varistor layer 60 .
- the outer electrode layers 70 a , 70 b are formed on the first varistor layer 50 and under the second varistor layer 60 , respectively, and are electrically connected to the inner electrode layers 55 , 65 by a conductive material 80 loaded in the via hole formed through the first varistor layer 50 , the thin bonding layer 20 , the reinforcement layer 10 , and the second varistor layer 60 .
- the light emitting device 90 may be mounted on one pole of the outer electrode layer 70 a , 70 b . Such a light emitting device 90 is electrically connected to the outer electrode layer having a different pole by means of a wire 1 .
- a method of manufacturing a non-shrink varistor substrate according to embodiments of the present invention.
- a method of manufacturing a non-shrink varistor substrate includes forming a reinforcement layer using a post-fired ceramic material (S 100 ).
- the reinforcement layer may be formed of at least one of Al 2 O 3 , AlN and MgO.
- the reinforcement layer may be provided in sheet form.
- the reinforcement layer may have at least one via hole at one side thereof.
- the thin bonding layer is formed on the surface of the reinforcement layer made of a post-fired ceramic material.
- the thin bonding layer may be formed of at least one of SiO 2 , CuO, TiO 2 and Cr 2 O 3 .
- the formed thin film layer may be pre-fired to give an oxide layer, but pre-firing may not be implemented depending on the type of layer material.
- the first varistor layer is a varistor having an antistatic function.
- the first varistor layer may be provided in the form of a ZnO-based substrate having good thermal conductivity and reflectivity.
- the first varistor layer may be provided in a structure where a plurality of green sheets is stacked. As such, the plurality of green sheets may be manufactured as below.
- a ZnO powder is mixed with an additive, such as Bi 2 O 3 or Sb 2 O 3 , and at least one of Co 3 O 4 , Nd 2 O 3 and Pr 6 O 11 so as to have a desired composition.
- the ZnO powder thus obtained is subjected to ball milling for 24 hr using a solvent such as water or alcohol, thus preparing a feed powder.
- the feed powder is mixed with, as an additive, about 6 wt % of a PVB binder that is weighed per the amount of the feed powder and dissolved in a toluene/alcohol-based solvent.
- the resulting mixture is milled for about 24 hr using a small ball mill and blended, thus preparing a slurry.
- Such a slurry may be formed into a plurality of green sheets having a desired size using a process such as doctor blading or the like.
- the first inner electrode layer includes a first sub inner electrode layer electrically connected to a first pole, and a second sub inner electrode layer electrically connected to a second pole having a polarity opposite the first pole.
- the first inner electrode layer may be formed of Ag or AgPd.
- the first inner electrode layer may have at least one via hole at a position corresponding to the position of the via hole of the reinforcement layer.
- a molded body including the reinforcement layer, the thin bonding layer and the first varistor layer (S 130 ) is carried out.
- a varistor molded body Below the molded body including the reinforcement layer, the thin bonding layer and the first varistor layer is called a varistor molded body.
- an outer electrode layer provided on the first varistor layer and electrically connected to the inner electrode layers by a conductive material loaded in the via hole formed through the first varistor layer, the thin bonding layer and the reinforcement layer (S 140 ) is carried out.
- the outer electrode layer is formed on the first varistor layer, and is electrically connected to the inner electrode layers by the conductive material loaded in the via hole formed through the first varistor layer, the thin bonding layer, and the reinforcement layer.
- a method of manufacturing a non-shrink varistor substrate includes forming a reinforcement layer (S 200 ), forming a thin bonding layer on the surface of the reinforcement layer (S 210 ), and forming a first bonding layer on the thin bonding layer (S 220 ).
- a reinforcement layer S 200
- a thin bonding layer on the surface of the reinforcement layer
- a first bonding layer on the thin bonding layer (S 220 ).
- firing a varistor molded body (S 230 ) is carried out under the condition that the first bonding layer is provided.
- the outer electrode layer is formed on the first varistor layer, and is electrically connected to the inner electrode layers by a conductive material loaded in the via hole formed through the first varistor layer, the thin bonding layer, and the reinforcement layer.
- a method of manufacturing a non-shrink varistor substrate includes forming a reinforcement layer (S 300 ), forming a thin bonding layer on the surface of the reinforcement layer (S 310 ), forming a first varistor layer on the thin bonding layer (S 320 ), and forming a second varistor layer under the thin bonding layer (S 330 ).
- the second varistor layer is formed under the thin bonding layer and includes a plurality of inner electrode layers therein, as in the first varistor layer.
- the second varistor layer is a varistor having an antistatic function.
- the second varistor layer may be provided in the form of a ZnO-based substrate having good thermal conductivity and reflectivity.
- the second varistor layer 40 may be formed in a structure where a plurality of green sheets is stacked.
- the plurality of green sheets may be manufactured as below.
- a ZnO powder may be mixed with an additive, such as Bi 2 O 3 or Sb 2 O 3 , and at least one of Co 3 O 4 , Nd 2 O 3 and Pr 6 O 11 so as to have a desired composition.
- the ZnO powder thus obtained is subjected to ball milling for 24 hr together with a solvent such as water or alcohol, thus preparing a feed powder.
- the feed powder is mixed with, as an additive, about 6 wt % of a PVB binder that is weighed per the amount of the feed powder and dissolved in a toluene/alcohol-based solvent.
- the resulting mixture is milled for about 24 hr using a small ball mill and blended, thus preparing a slurry.
- Such a slurry may be formed into a plurality of green sheets having a desired size using a process such as doctor blading or the like.
- the second inner electrode layer includes a first sub inner electrode layer electrically connected to a first pole and a second sub inner electrode layer electrically connected to a second pole having a polarity opposite the first pole.
- the first inner electrode layer may be formed of Ag or AgPd. Also, the first inner electrode layer may have at least one via hole at a position corresponding to the position of the via hole of the reinforcement layer.
- firing a varistor molded body is performed under the condition that the second varistor layer is provided.
- outer electrode layers upon forming outer electrode layers (S 350 ), the outer electrode layers are provided on the first varistor layer and under the second varistor layer, and are electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the thin bonding layer, the reinforcement layer, and the second varistor layer.
- a first bonding layer may be further formed on the thin bonding layer
- a second bonding layer may be further formed under the thin bonding layer.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Thermistors And Varistors (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
Abstract
Description
- The present invention relates to a non-shrink varistor substrate and a method of manufacturing the same. More particularly, the present invention relates to a non-shrink varistor substrate and a method of manufacturing the same, wherein the non-shrink varistor substrate has a low shrinkage rate upon firing, high mechanical strength, and good heat dissipation efficiency.
- A light emitting diode (LED) has advantages such as low power, high efficiency, high luminance, and long lifetime and is thus mainly provided in the form of a package in electronic parts, but is disadvantageously susceptible to static electricity or inverse voltage. In order to utilize an LED in the presence of static electricity or inverse voltage, a Zener diode or a varistor is connected parallel to an LED chip.
- However, a process of integrally packaging a Zener diode or a varistor with an LED chip is problematic because of a limited space and an increased number of processes due to additional processing, and an enlarged size and high manufacturing cost due to additional mounting.
- Also, by means of a Zener dioder or a varistor disposed to be flush with the LED chip, light produced from the LED chip may be scattered and refracted, making it difficult to efficiently control a luminous view angle. Therefore, a process of embedding a Zener diode in a substrate is being adopted.
- A device-incorporated substrate includes inner and outer electrodes, and the inner electrodes are printed between the sheets of the substrate and then sintered. The outer electrodes are connected to the inner electrodes.
- However, a substrate disclosed in Korean Patent Application Publication No. 2013-0007693 may cause shrinkage deformation in a firing process depending on the type of material for the substrate. Furthermore, the shrinkage rate of the substrate is not uniform, making it difficult to manufacture a substrate that satisfies a precise dimension standard. Moreover, reducing the shrinkage rate of the substrate may be complicated, undesirably deteriorating productivity. Also, as the substrate itself is not enhanced in mechanical strength, utility of the substrate may decrease.
- An object of the present invention is to provide a non-shrink varistor substrate and a method of manufacturing the same, wherein bondability and bonding reliability may be enhanced upon heterobonding of a reinforcement layer and a varistor layer.
- In addition, another object of the present invention is to provide a non-shrink varistor substrate and a method of manufacturing the same, wherein a thin bonding layer is formed on the surface of the reinforcement layer, so that a molded body may be bonded in a non-shrink firing mode to thereby ensure dimensional precision.
- In addition, still another object of the present invention is to provide a non-shrink varistor substrate and a method of manufacturing the same, wherein a thin bonding layer is formed on the surface of the reinforcement layer to thereby further enhance mechanical strength of the varistor substrate.
- In order to accomplish the above objects, the present invention provides a non-shrink varistor substrate, comprising: a reinforcement layer formed of a ceramic material; a thin bonding layer formed on the surface of the reinforcement layer; a first varistor layer formed on the thin bonding layer and including a plurality of inner electrode layers; and an outer electrode layer formed on the first varistor layer and electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the thin bonding layer, and the reinforcement layer.
- Also, the non-shrink varistor substrate may further comprise a first bonding layer formed between the thin bonding layer and the first varistor layer.
- As such, the outer electrode layer may be formed on the first varistor layer and may be electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the first bonding layer, the thin bonding layer, and the reinforcement layer.
- Also, the non-shrink varistor substrate may further comprise a second varistor layer formed under the thin bonding layer and including a plurality of inner electrode layers therein.
- Also, the non-shrink varistor substrate may further comprise a second bonding layer formed between the thin bonding layer and the second varistor layer.
- As such, outer electrode layers may be formed on the first varistor layer and under the second varistor layer, and may be electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the thin bonding layer, the reinforcement layer, and the second varistor layer.
- Also, the thin bonding layer may be formed into an oxide layer by a pre-firing process.
- The first bonding layer may have a ZnO-based composition comprising, based on 100 parts by weight thereof, 75˜95 parts by weight of ZnO, 0˜5 parts by weight of Pr2O5, 5˜15 parts by weight of Bi2O3, and 0˜5 parts by weight of Sb2O3.
- The second bonding layer may have a ZnO-based composition comprising, based on 100 parts by weight thereof, 75˜95 parts by weight of ZnO, 0˜5 parts by weight of Pr2O5, 5˜15 parts by weight of Bi2O3, and 0˜5 parts by weight of Sb2O3.
- The thin bonding layer may comprise at least one of SiO2, CuO, TiO2 and Cr2O3.
- In addition, the present invention provides a method of manufacturing a non-shrink varistor substrate, comprising: forming a reinforcement layer using a ceramic material; forming a thin bonding layer on the surface of the reinforcement layer; forming a first varistor layer having a plurality of inner electrode layers on the thin bonding layer; firing a varistor molded body comprising the reinforcement layer, the thin bonding layer, and the first varistor layer; and forming an outer electrode layer electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the thin bonding layer, and the reinforcement layer.
- Also, the method may further comprise forming a first bonding layer on the thin bonding layer, after forming the thin bonding layer, and firing the varistor molded body may be performed under the condition that the first bonding layer is provided.
- Also, the method may further comprise forming a second varistor layer having a plurality of inner electrode layers under the thin bonding layer, after forming the first varistor layer, and firing the varistor molded body may be performed under the condition that the second varistor layer is provided.
- Also, the method may further comprise forming a second bonding layer under the thin bonding layer, before forming the second varistor layer, and firing the varistor molded body may be performed under the condition that the second bonding layer is provided.
- According to the present invention, in a non-shrink varistor substrate and a method of manufacturing the same, a thin bonding layer is formed on the surface of a reinforcement layer upon heterobonding of a reinforcement layer and a varistor layer, and thereby bondability and bonding reliability can be enhanced.
- Also in the non-shrink varistor substrate and the method of manufacturing the same, as the thin bonding layer is formed on the surface of the reinforcement layer, a molded body can be bonded in a non-shrink firing mode, thereby ensuring dimensional precision.
- Also in the non-shrink varistor substrate and the method of manufacturing the same, the formation of the thin bonding layer on the surface of the reinforcement layer is effective at enhancing mechanical strength of a varistor substrate.
-
FIG. 1 is a side cross-sectional view illustrating a non-shrink varistor substrate according to the present invention; -
FIG. 2 is a perspective cross-sectional view illustrating the non-shrink varistor substrate according to the present invention; -
FIG. 3 is a view illustrating a reinforcement layer and a thin bonding layer in the non-shrink varistor substrate according to the present invention; -
FIG. 4 is a flowchart illustrating a process of manufacturing a non-shrink varistor substrate according to an embodiment of the present invention; -
FIG. 5 is a flowchart illustrating a process of manufacturing a non-shrink varistor substrate according to another embodiment of the present invention; and -
FIG. 6 is a flowchart illustrating a process of manufacturing a non-shrink varistor substrate according to still another embodiment of the present invention. - Hereinafter, a detailed description will be given of the present invention with reference to the appended drawings. In the following description, it is to be noted that, a redundant description, known techniques that may make the gist of the present invention unclear, and a detailed description of constructions will be omitted.
- As illustrated in
FIGS. 1 to 3 , anon-shrink varistor substrate 100 according to the present invention includes areinforcement layer 10, athin bonding layer 20, afirst bonding layer 30, asecond bonding layer 40, afirst varistor layer 50, asecond varistor layer 60, 70 a, 70 b, aouter electrode layers conductive material 80, and alight emitting device 90. - The
reinforcement layer 10 may include at least one of Al2O3, AlN and MgO. Such areinforcement layer 10 may be provided in sheet form. Thereinforcement layer 10 may have at least one via hole at one side thereof - The
thin bonding layer 20 is formed on the surface of thereinforcement layer 10 made of a post-fired ceramic material. A material for thethin bonding layer 20 may include at least one of SiO2, CuO and Cr2O3. In the present invention, thethin bonding layer 20 is formed, after which pre-firing may be performed to result in an oxide layer, or may not be implemented depending on the type of layer material. When thethin bonding layer 20 is provided in this way, the bondability between thereinforcement layer 10 made of a post-fired ceramic material and the 50, 60 is enhanced upon firing a varistor molded body. Also, thevaristor layers non-shrink varistor substrate 100 according to the present invention is configured such that the 50, 60 are bonded to thevaristor layers reinforcement layer 10 including thethin bonding layer 20 formed on the surface thereof, thus achieving precise dimensions at a shrinkage rate of 0˜0.9%. - The
first bonding layer 30 and thesecond bonding layer 40 are formed on and under thereinforcement layer 10, respectively. Also, thefirst bonding layer 30 and thesecond bonding layer 40 may have at least one via hole at a position corresponding to the position of the via hole of thereinforcement layer 10. Thefirst bonding layer 30 and thesecond bonding layer 40 may be formed using at least one of ZnO, Pr2O5, Bi2O3 and Sb2O3. Thefirst bonding layer 30 and thesecond bonding layer 40 are formed so as to enhance the bondability between thereinforcement layer 10 and thefirst varistor layer 50 and between thereinforcement layer 10 and thesecond varistor layer 60. In order to maximize bondability, thefirst bonding layer 30 and thesecond bonding layer 40 may be composed of 75˜95 parts by weight of ZnO, and 5˜15 parts by weight of Bi2O3. Also, thefirst bonding layer 30 and thesecond bonding layer 40 may further include 0˜5 parts by weight of Pr2O5, and 0˜5 parts by weight of Sb2O3. Thefirst bonding layer 30 and thesecond bonding layer 40 may be formed so that a firing temperature is about 900° C. Moreover, thenon-shrink varistor substrate 100 according to the present invention may be configured such that thethin bonding layer 20 is formed on the surface of thereinforcement layer 10, without thefirst bonding layer 30 and thesecond bonding layer 40, and thereby the 50, 60 may be bonded on and under thevaristor layers thin bonding layer 20. - The
first varistor layer 50 is formed on thefirst bonding layer 30. Thesecond varistor layer 60 is formed under thesecond bonding layer 40. Thefirst varistor layer 50 and thesecond varistor layer 60 are a varistor having an antistatic function. The name varistor is a portmanteau of variable resistor. Such a varistor indicates a non-linear semiconductor resistor the resistance of which varies depending on the applied voltage. When the applied voltage is equal to or higher than a predetermined level, the varistor plays a role in protecting the device by discharging electricity. Thefirst varistor layer 50 and thesecond varistor layer 60 may be provided in the form of a ZnO-based substrate having good thermal conductivity and reflectivity. - The
first varistor layer 50 and thesecond varistor layer 60 may be provided in a structure where a plurality of green sheets is stacked. As such, the plurality of green sheets may be manufactured as below. Specifically, a ZnO powder is mixed with an additive, such as Bi2O3 or Sb2O3, and at least one of Co3O4, Nd2O3 and Pr6O11 so as to possess a desired composition. The ZnO powder thus obtained is subjected to ball milling for 24 hr together with a solvent such as water or alcohol, thus preparing a feed powder. The feed powder is mixed with, as an additive, about 6 wt % of a PVB binder that is weighed per the amount of the feed powder and dissolved in a toluene/alcohol-based solvent. The resulting mixture is milled for about 24 hr using a small ball mill and blended, thus preparing a slurry. This slurry may be formed into a plurality of green sheets having a desired size using a process such as doctor blading or the like. - Some of the green sheets of each of the
first varistor layer 50 and thesecond varistor layer 60 may be printed with a firstinner electrode layer 55 and a secondinner electrode layer 65. The others of the green sheets of each of thefirst varistor layer 50 and thesecond varistor layer 60 may not be printed with the firstinner electrode layer 55 and the secondinner electrode layer 65. The firstinner electrode layer 55 includes a first subinner electrode layer 55 a electrically connected to a first pole, and a second subinner electrode layer 55 b electrically connected to a second pole having a polarity opposite the first pole. The secondinner electrode layer 65 includes a first subinner electrode layer 65 a electrically connected to a first pole, and a second subinner electrode layer 65 b electrically connected to a second pole having a polarity opposite the first pole. The firstinner electrode layer 55 and the secondinner electrode layer 65 may be formed of Ag or AgPd. Also, each of the firstinner electrode layer 55 and the secondinner electrode layer 65 may have at least one via hole at a position corresponding to the position of the via hole of thereinforcement layer 10. Thefirst varistor layer 50 and thesecond varistor layer 60 may be formed so that a firing temperature is about 1000˜1100° C. Below, a molded body including thereinforcement layer 10, thefirst bonding layer 30, thesecond bonding layer 40, thefirst varistor layer 50 and thesecond varistor layer 60 is referred to as a varistor molded body. - When the varistor molded body is fired, the
first bonding layer 30 and thesecond bonding layer 40 are rapidly fired, compared to thefirst varistor layer 50 and thesecond varistor layer 60, and simultaneously, bondability between thereinforcement layer 10 and thefirst varistor layer 50 and between thereinforcement layer 10 and thesecond varistor layer 60 may be enhanced. Furthermore, thenon-shrink varistor substrate 100 according to the present invention may include only thefirst varistor layer 50 provided on thethin bonding layer 20 or on the first bonding layer under the condition that thefirst bonding layer 30 is present, without thesecond varistor layer 60. - The outer electrode layers 70 a, 70 b are formed on the
first varistor layer 50 and under thesecond varistor layer 60, respectively, and are electrically connected to the inner electrode layers 55, 65 by aconductive material 80 loaded in the via hole formed through thefirst varistor layer 50, thethin bonding layer 20, thereinforcement layer 10, and thesecond varistor layer 60. - The
light emitting device 90 may be mounted on one pole of the 70 a, 70 b. Such aouter electrode layer light emitting device 90 is electrically connected to the outer electrode layer having a different pole by means of awire 1. Below is a description of a method of manufacturing a non-shrink varistor substrate according to embodiments of the present invention. - As illustrated in
FIG. 4 , a method of manufacturing a non-shrink varistor substrate according to an embodiment of the present invention includes forming a reinforcement layer using a post-fired ceramic material (S100). The reinforcement layer may be formed of at least one of Al2O3, AlN and MgO. The reinforcement layer may be provided in sheet form. The reinforcement layer may have at least one via hole at one side thereof. - Then, forming a thin bonding layer on the surface of the reinforcement layer (S110) is carried out. The thin bonding layer is formed on the surface of the reinforcement layer made of a post-fired ceramic material. In the present invention, the thin bonding layer may be formed of at least one of SiO2, CuO, TiO2 and Cr2O3. Furthermore, the formed thin film layer may be pre-fired to give an oxide layer, but pre-firing may not be implemented depending on the type of layer material.
- Then, forming a first varistor layer having a plurality of inner electrode layers therein on the thin bonding layer (S120) is carried out. The first varistor layer is a varistor having an antistatic function. The first varistor layer may be provided in the form of a ZnO-based substrate having good thermal conductivity and reflectivity. The first varistor layer may be provided in a structure where a plurality of green sheets is stacked. As such, the plurality of green sheets may be manufactured as below. Specifically, a ZnO powder is mixed with an additive, such as Bi2O3 or Sb2O3, and at least one of Co3O4, Nd2O3 and Pr6O11 so as to have a desired composition. The ZnO powder thus obtained is subjected to ball milling for 24 hr using a solvent such as water or alcohol, thus preparing a feed powder. The feed powder is mixed with, as an additive, about 6 wt % of a PVB binder that is weighed per the amount of the feed powder and dissolved in a toluene/alcohol-based solvent. The resulting mixture is milled for about 24 hr using a small ball mill and blended, thus preparing a slurry. Such a slurry may be formed into a plurality of green sheets having a desired size using a process such as doctor blading or the like.
- Some of the green sheets of the first varistor layer may be printed with a first inner electrode layer. The others of the green sheets of the first varistor layer may not be printed with the first inner electrode layer. The first inner electrode layer includes a first sub inner electrode layer electrically connected to a first pole, and a second sub inner electrode layer electrically connected to a second pole having a polarity opposite the first pole. The first inner electrode layer may be formed of Ag or AgPd. Also, the first inner electrode layer may have at least one via hole at a position corresponding to the position of the via hole of the reinforcement layer.
- Then, firing a molded body including the reinforcement layer, the thin bonding layer and the first varistor layer (S130) is carried out. Below the molded body including the reinforcement layer, the thin bonding layer and the first varistor layer is called a varistor molded body.
- Then, forming an outer electrode layer provided on the first varistor layer and electrically connected to the inner electrode layers by a conductive material loaded in the via hole formed through the first varistor layer, the thin bonding layer and the reinforcement layer (S140) is carried out. The outer electrode layer is formed on the first varistor layer, and is electrically connected to the inner electrode layers by the conductive material loaded in the via hole formed through the first varistor layer, the thin bonding layer, and the reinforcement layer.
- As illustrated in
FIG. 5 , a method of manufacturing a non-shrink varistor substrate according to another embodiment of the present invention includes forming a reinforcement layer (S200), forming a thin bonding layer on the surface of the reinforcement layer (S210), and forming a first bonding layer on the thin bonding layer (S220). When the first bonding layer is formed in this way, bondability between the thin bonding layer and the first varistor layer may be further enhanced. Also, firing a varistor molded body (S230) is carried out under the condition that the first bonding layer is provided. Upon forming an outer electrode layer (S240), the outer electrode layer is formed on the first varistor layer, and is electrically connected to the inner electrode layers by a conductive material loaded in the via hole formed through the first varistor layer, the thin bonding layer, and the reinforcement layer. - As illustrated in
FIG. 6 , a method of manufacturing a non-shrink varistor substrate according to still another embodiment of the present invention includes forming a reinforcement layer (S300), forming a thin bonding layer on the surface of the reinforcement layer (S310), forming a first varistor layer on the thin bonding layer (S320), and forming a second varistor layer under the thin bonding layer (S330). The second varistor layer is formed under the thin bonding layer and includes a plurality of inner electrode layers therein, as in the first varistor layer. The second varistor layer is a varistor having an antistatic function. The second varistor layer may be provided in the form of a ZnO-based substrate having good thermal conductivity and reflectivity. Thesecond varistor layer 40 may be formed in a structure where a plurality of green sheets is stacked. As such, the plurality of green sheets may be manufactured as below. Specifically, a ZnO powder may be mixed with an additive, such as Bi2O3 or Sb2O3, and at least one of Co3O4, Nd2O3 and Pr6O11 so as to have a desired composition. The ZnO powder thus obtained is subjected to ball milling for 24 hr together with a solvent such as water or alcohol, thus preparing a feed powder. The feed powder is mixed with, as an additive, about 6 wt % of a PVB binder that is weighed per the amount of the feed powder and dissolved in a toluene/alcohol-based solvent. The resulting mixture is milled for about 24 hr using a small ball mill and blended, thus preparing a slurry. Such a slurry may be formed into a plurality of green sheets having a desired size using a process such as doctor blading or the like. - Some of the green sheets of the second varistor layer may be printed with a second inner electrode layer. The others of the green sheets of the second varistor layer may not be printed with the second inner electrode layer. The second inner electrode layer includes a first sub inner electrode layer electrically connected to a first pole and a second sub inner electrode layer electrically connected to a second pole having a polarity opposite the first pole. The first inner electrode layer may be formed of Ag or AgPd. Also, the first inner electrode layer may have at least one via hole at a position corresponding to the position of the via hole of the reinforcement layer.
- Also, firing a varistor molded body (S340) is performed under the condition that the second varistor layer is provided. Then, upon forming outer electrode layers (S350), the outer electrode layers are provided on the first varistor layer and under the second varistor layer, and are electrically connected to the inner electrode layers by a conductive material loaded in a via hole formed through the first varistor layer, the thin bonding layer, the reinforcement layer, and the second varistor layer. As such, before forming the first varistor layer, a first bonding layer may be further formed on the thin bonding layer, and before forming the second varistor layer, a second bonding layer may be further formed under the thin bonding layer.
- As described hereinbefore, although the preferred embodiments of the present invention regarding the non-shrink varistor substrate and the method of manufacturing the same have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (20)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2012-0094078 | 2012-08-28 | ||
| KR20120094078 | 2012-08-28 | ||
| KR10-2013-0039268 | 2013-04-10 | ||
| KR20130039268A KR101483259B1 (en) | 2012-08-28 | 2013-04-10 | Non-shrinkage varistor substrate and method for manufacturing the same |
| PCT/KR2013/007731 WO2014035143A1 (en) | 2012-08-28 | 2013-08-28 | Non-shrink varistor substrate and production method for same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20150214202A1 true US20150214202A1 (en) | 2015-07-30 |
| US9391053B2 US9391053B2 (en) | 2016-07-12 |
Family
ID=50642360
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/424,955 Active US9391053B2 (en) | 2012-08-28 | 2013-08-28 | Non-shrink varistor substrate and production method for same |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9391053B2 (en) |
| KR (1) | KR101483259B1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020007864A1 (en) * | 2018-07-04 | 2020-01-09 | Tdk Electronics Ag | Multilayer varistor having a field-optimized microstructure |
| JP2023160021A (en) * | 2022-04-21 | 2023-11-02 | 日亜化学工業株式会社 | Light emitting device, light source |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AR065809A1 (en) | 2007-03-22 | 2009-07-01 | Bristol Myers Squibb Co | PHARMACEUTICAL FORMULATIONS CONTAINING AN SGLT2 INHIBITOR |
| KR101664443B1 (en) * | 2014-09-24 | 2016-10-10 | 주식회사 아모센스 | Non-shrinkage varistor substrate, method for manufacturing the same and led package using the same |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7279724B2 (en) * | 2004-02-25 | 2007-10-09 | Philips Lumileds Lighting Company, Llc | Ceramic substrate for a light emitting diode where the substrate incorporates ESD protection |
| US20080224816A1 (en) * | 2007-03-13 | 2008-09-18 | Tatsuya Inoue | Electrostatic discharge protection component, and electronic component module using the same |
| US20090189732A1 (en) * | 2008-01-25 | 2009-07-30 | Tdk Corporation | Aggregate substrate, production method of aggregate substrate, and varistor |
| US20090243768A1 (en) * | 2008-03-28 | 2009-10-01 | Tdk Corporation | Varistor |
| US20100117782A1 (en) * | 2008-05-13 | 2010-05-13 | Tdk Corporation | Varistor |
| US20130335189A1 (en) * | 2011-04-26 | 2013-12-19 | Panasonic Corporation | Component with countermeasure against static electricity and method of manufacturing same |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000183384A (en) | 1998-12-18 | 2000-06-30 | Tdk Corp | Semiconductor element and its manufacture |
| JP4432586B2 (en) | 2004-04-02 | 2010-03-17 | パナソニック株式会社 | Antistatic parts |
| KR100693119B1 (en) | 2006-03-10 | 2007-03-12 | 조인셋 주식회사 | Ceramic component elements, ceramic components and their manufacturing method |
| US8026787B2 (en) | 2006-03-10 | 2011-09-27 | Joinset Co., Ltd. | Ceramic component element and ceramic component and method for the same |
| KR100981079B1 (en) | 2008-05-20 | 2010-09-08 | (주) 아모엘이디 | Board for LED package with antistatic function and LED package using same |
| WO2009075530A2 (en) | 2007-12-13 | 2009-06-18 | Amoleds Co., Ltd. | Semiconductor and manufacturing method thereof |
| JP5188861B2 (en) | 2008-04-04 | 2013-04-24 | パナソニック株式会社 | Electrostatic countermeasure component and light emitting diode module equipped with the electrostatic component |
| KR101137405B1 (en) | 2010-12-14 | 2012-04-20 | (주) 아모엘이디 | Non-shrinkage varistor substrate and method for manufacturing the same |
| KR101283183B1 (en) * | 2011-04-04 | 2013-07-05 | 엘지이노텍 주식회사 | Solar cell apparatus and method of fabricating the same |
| KR101241133B1 (en) | 2011-06-29 | 2013-03-11 | (주) 아모엘이디 | Non-shrinkage varistor substrate, led package having the same and method for manufacturing non-shrinkage varistor substrate |
-
2013
- 2013-04-10 KR KR20130039268A patent/KR101483259B1/en not_active Expired - Fee Related
- 2013-08-28 US US14/424,955 patent/US9391053B2/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7279724B2 (en) * | 2004-02-25 | 2007-10-09 | Philips Lumileds Lighting Company, Llc | Ceramic substrate for a light emitting diode where the substrate incorporates ESD protection |
| US20080224816A1 (en) * | 2007-03-13 | 2008-09-18 | Tatsuya Inoue | Electrostatic discharge protection component, and electronic component module using the same |
| US20090189732A1 (en) * | 2008-01-25 | 2009-07-30 | Tdk Corporation | Aggregate substrate, production method of aggregate substrate, and varistor |
| US20090243768A1 (en) * | 2008-03-28 | 2009-10-01 | Tdk Corporation | Varistor |
| US20100117782A1 (en) * | 2008-05-13 | 2010-05-13 | Tdk Corporation | Varistor |
| US20130335189A1 (en) * | 2011-04-26 | 2013-12-19 | Panasonic Corporation | Component with countermeasure against static electricity and method of manufacturing same |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020007864A1 (en) * | 2018-07-04 | 2020-01-09 | Tdk Electronics Ag | Multilayer varistor having a field-optimized microstructure |
| CN112384999A (en) * | 2018-07-04 | 2021-02-19 | Tdk电子股份有限公司 | Multilayer varistor with field-optimized microstructure |
| JP2021526737A (en) * | 2018-07-04 | 2021-10-07 | ティーディーケイ・エレクトロニクス・アクチェンゲゼルシャフトTdk Electronics Ag | Multi-layer varistor with field-optimized microstructure |
| US11195643B2 (en) * | 2018-07-04 | 2021-12-07 | Tdk Electronics Ag | Multilayer varistor having a field-optimized microstructure |
| JP2023160021A (en) * | 2022-04-21 | 2023-11-02 | 日亜化学工業株式会社 | Light emitting device, light source |
| JP7464862B2 (en) | 2022-04-21 | 2024-04-10 | 日亜化学工業株式会社 | Light emitting device, light source |
Also Published As
| Publication number | Publication date |
|---|---|
| KR101483259B1 (en) | 2015-01-14 |
| US9391053B2 (en) | 2016-07-12 |
| KR20140029124A (en) | 2014-03-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7932806B2 (en) | Varistor and light emitting device | |
| EP2369903A1 (en) | Substrate for light-emitting element and light-emitting device | |
| EP2372798A1 (en) | Substrate for light-emitting element and light-emitting device employing it | |
| US7505239B2 (en) | Light emitting device | |
| US9391053B2 (en) | Non-shrink varistor substrate and production method for same | |
| JPWO2006106717A1 (en) | Varistor and electronic component module using the same | |
| JP2009252930A (en) | Antistatic electricity component and light-emitting diode module including the same | |
| KR101137405B1 (en) | Non-shrinkage varistor substrate and method for manufacturing the same | |
| EP2500955A1 (en) | Substrate for light-emitting elements and light-emitting device | |
| KR100981079B1 (en) | Board for LED package with antistatic function and LED package using same | |
| KR101241133B1 (en) | Non-shrinkage varistor substrate, led package having the same and method for manufacturing non-shrinkage varistor substrate | |
| US8508325B2 (en) | Chip varistor and chip varistor manufacturing method | |
| KR101382363B1 (en) | Method for manufacturing led package having varistor substrate and led package having varistor substrate thereby | |
| KR101103771B1 (en) | Semiconductor substrate for led package and method for manufacturing thereof | |
| JP4146849B2 (en) | Light emitting device | |
| US20070081288A1 (en) | Light emitting device | |
| JP4146450B2 (en) | Light emitting device | |
| KR101469710B1 (en) | Varistor substrate, method for manufacturing the same and led package | |
| KR101664443B1 (en) | Non-shrinkage varistor substrate, method for manufacturing the same and led package using the same | |
| KR101208635B1 (en) | Semiconductor substrate for led package and method for manufacturing thereof | |
| JP5348117B2 (en) | Mounting structure of electrostatic protection element | |
| WO2014035143A1 (en) | Non-shrink varistor substrate and production method for same | |
| JP4730205B2 (en) | Assembly board | |
| JP2015070088A (en) | Substrate for light-emitting element and light-emitting device | |
| KR20160035801A (en) | Non-shrinkage varistor substrate, non-shrinkage varistor substrate array and method for manufacturing the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: AMOSENSE CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WOO, KYUNG-WHAN;DAN, SUNG-BAEK;REEL/FRAME:035057/0500 Effective date: 20150223 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
| FEPP | Fee payment procedure |
Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 4 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |