US20150212114A1 - Printed Circuits With Sacrificial Test Structures - Google Patents
Printed Circuits With Sacrificial Test Structures Download PDFInfo
- Publication number
- US20150212114A1 US20150212114A1 US14/164,769 US201414164769A US2015212114A1 US 20150212114 A1 US20150212114 A1 US 20150212114A1 US 201414164769 A US201414164769 A US 201414164769A US 2015212114 A1 US2015212114 A1 US 2015212114A1
- Authority
- US
- United States
- Prior art keywords
- printed circuit
- contacts
- dielectric
- opening
- encapsulant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 128
- 239000008393 encapsulating agent Substances 0.000 claims abstract description 44
- 230000013011 mating Effects 0.000 claims abstract description 11
- 239000002184 metal Substances 0.000 claims description 38
- 239000000758 substrate Substances 0.000 claims description 22
- 238000000576 coating method Methods 0.000 claims description 18
- 239000011248 coating agent Substances 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 11
- 239000004033 plastic Substances 0.000 claims description 11
- 238000005520 cutting process Methods 0.000 claims description 7
- 239000004020 conductor Substances 0.000 claims description 6
- 238000011049 filling Methods 0.000 claims description 3
- 238000005476 soldering Methods 0.000 claims 1
- 238000010998 test method Methods 0.000 claims 1
- 239000000463 material Substances 0.000 description 14
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000003754 machining Methods 0.000 description 6
- 229920000642 polymer Polymers 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 229920005570 flexible polymer Polymers 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 229920001169 thermoplastic Polymers 0.000 description 3
- 229920001187 thermosetting polymer Polymers 0.000 description 3
- 239000004416 thermosoftening plastic Substances 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005538 encapsulation Methods 0.000 description 2
- 239000011152 fibreglass Substances 0.000 description 2
- 238000010348 incorporation Methods 0.000 description 2
- 238000000608 laser ablation Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- -1 polytetrafluoroethylene Polymers 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/18—Screening arrangements against electric or magnetic fields, e.g. against earth's field
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
- G01R31/2818—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP] using test structures on, or modifications of, the card under test, made for the purpose of testing, e.g. additional components or connectors
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06705—Apparatus for holding or moving single probes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
- H05K1/0268—Marks, test patterns or identification means for electrical inspection or testing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/147—Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09036—Recesses or grooves in insulating substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09145—Edge details
- H05K2201/09163—Slotted edge
Definitions
- This relates generally to testing and, more particularly, to test structures for testing electrical components.
- Electronic devices include electrical components mounted on printed circuit boards. Shield layers are sometimes formed over the components to reduce electromagnetic signal interference. During manufacturing, it may be necessary to perform tests on electrical components. For example, it may be desirable to probe test points on a printed circuit board after electrical components have been mounted on the printed circuit board. If a faulty component is detected, the printed circuit board may be scrapped or repaired.
- some printed circuit board designs include regions with test pad that are machined away after testing. If care is not taken, the structures used for implementing the test pads on a printed circuit board may add undesirable bulk or may be incompatible with electromagnetic interference shielding structures.
- Printed circuits may be provided with structures such as test pads that facilitate testing. To ensure that the printed circuits are not overly large, the test pads may be removed from a printed circuit following testing or may otherwise be implemented without consuming excessive space on the printed circuit.
- a printed circuit may be formed from a dielectric substrate with metal traces.
- the dielectric substrate may include rigid printed circuit board layers and/or flexible layers of printed circuit material.
- a printed circuit may, for example, be implemented using an embedded flex printed circuit configuration having a rigid printed circuit board portion with a removable flexible printed circuit tail portion.
- Electrical components may be soldered to the printed circuit.
- the printed circuit may have an edge with an opening. Contacts in the opening may be configured to form electrical connections with mating contacts on a flexible printed circuit or other external structure.
- a tester may test the electrical components by forming electrical connections with the contacts in the opening and other metal traces in the printed circuit through the mating contacts on the external structure.
- the external structure that is used by the tester to form electrical connections with the contacts on the printed circuit may be removed from the opening.
- the opening may then be filled with dielectric to isolate the contacts.
- a printed circuit may have traces that extend under a ground formed on a surface of the printed circuit adjacent to an encapsulation layer, may have edge test points formed form contacts that are cut in half when removing portions of the printed circuit, may have through-mold vias that are formed through encapsulant covering the electrical components, or may have other configurations.
- FIG. 1 is a diagram of an illustrative electronic device of the type that may be provided with components that have been tested in accordance with an embodiment.
- FIG. 2 is a flow chart of illustrative steps involved in mounting and testing components in accordance with an embodiment.
- FIG. 3 is a cross-sectional side view of an illustrative component mounted on a printed circuit board in accordance with an embodiment.
- FIG. 4 is a cross-sectional side view of an illustrative rigid printed circuit board in accordance with an embodiment.
- FIG. 5 is a cross-sectional side view of an illustrative flexible printed circuit in accordance with an embodiment.
- FIG. 6 is a cross-sectional side view of an illustrative “rigid flex” printed circuit in accordance with an embodiment.
- FIG. 7 is a cross-sectional side view of an illustrative “embedded flex” printed circuit in accordance with an embodiment.
- FIG. 8 is a cross-sectional side view of a system in which a removable flexible printed circuit portion of an embedded flex printed circuit is being used to carry test pads in accordance with an embodiment.
- FIG. 9 is a cross-sectional side view of a flexible printed circuit showing how the flexible printed circuit may be provided with an opening during formation of an embedded flex printed circuit in accordance with an embodiment.
- FIG. 10 is a cross-sectional side view of the flexible printed circuit of FIG. 9 following incorporation of rigid dielectric into the opening during formation of an embedded flex printed circuit in accordance with an embodiment.
- FIG. 11 is a cross-sectional side view of the printed circuit structure of FIG. 10 following the formation of additional rigid dielectric layers and metal traces to form an embedded flex printed circuit in accordance with an embodiment.
- FIG. 12 is a perspective view of an embedded flex printed circuit with a removable flexible printed circuit tail for supporting test pads in accordance with an embodiment.
- FIG. 13 is a perspective view of the embedded flex printed circuit of FIG. 12 during removable of the tail in accordance with an embodiment.
- FIG. 14 is a perspective view of the embedded flex printed circuit of FIGS. 12 and 13 following dielectric fill operations in accordance with an embodiment.
- FIGS. 15 , 16 , 17 , 18 , 19 , and 20 are cross-sectional side views showing how a printed circuit can be configured to facilitate testing in accordance with an embodiment.
- FIG. 21 is a perspective view of an edge of a printed circuit showing how ground traces may be exposed to facilitate the subsequent formation of a grounded shield structure on the printed circuit in accordance with an embodiment.
- FIG. 22 is a cross-sectional side view of a printed circuit with encapsulated components and a metal interference shield coating in accordance with an embodiment.
- FIG. 23 is a perspective view of machining equipment being used to machine an edge of a printed circuit to form a groove while removing test pads in accordance with an embodiment.
- FIG. 24 is a cross-sectional side view of a printed circuit with a test pad in accordance with an embodiment.
- FIG. 25 is a cross-sectional side view of the printed circuit of FIG. 24 following routing of the edge of the printed circuit to remove the test pad and to recess test lines within a groove in the edge in accordance with an embodiment.
- FIG. 26 is a cross-sectional side view of the printed circuit of FIG. 25 following incorporation of dielectric material into the edge groove of FIG. 25 in accordance with an embodiment.
- FIG. 27 is a cross-sectional side view of tester with a tongue-shaped external structure carrying contacts such as spring-loaded pins that are configured to mate with mating contacts in an opening in the edge of a printed circuit substrate in accordance with an embodiment.
- FIG. 28 is a top view of an illustrative printed circuit onto which components have been mounted in accordance with an embodiment.
- FIG. 29 is a side view of the printed circuit of FIG. 28 after portions of the printed circuit have been cut away to expose test points along the edges of the printed circuit in accordance with an embodiment.
- FIG. 30 is a side view of the printed circuit of FIG. 29 following formation of dielectric over mounted components on the printed circuit and following selective insulation of contacts on the edge of the printed circuit by covering some of the contacts on the edge with dielectric while leaving other contacts uncovered with dielectric in accordance with an embodiment.
- FIG. 31 is a side view of the printed circuit of FIG. 30 following the application of shielding material in accordance with an embodiment.
- FIG. 32 is a cross-sectional side view of a printed circuit with traces that run under a shield layer on a portion of the surface of the printed circuit adjacent to an encapsulation layer in accordance with an embodiment.
- FIGS. 33 , 34 , 35 , 36 , and 37 are cross-sectional side views showing how a printed circuit may use through-mold vias to facilitate testing in accordance with an embodiment.
- FIGS. 38 , 39 , and 40 are cross-sectional side views showing how a printed circuit may be provided with recessed test vias that pass through a dielectric layer that is used to encase components under a shield layer in accordance with an embodiment.
- Electronic devices may be provided with electrical components mounted on printed circuits.
- An illustrative electronic device of the type that may include components on printed circuits is shown in FIG. 1 .
- electronic device 10 may have control circuitry 16 .
- Control circuitry 16 may include storage and processing circuitry for supporting the operation of device 10 .
- the storage and processing circuitry may include storage such as hard disk drive storage, nonvolatile memory (e.g., flash memory or other electrically-programmable-read-only memory configured to form a solid state drive), volatile memory (e.g., static or dynamic random-access memory), etc.
- Processing circuitry in control circuitry 16 may be used to control the operation of device 10 .
- the processing circuitry may be based on one or more microprocessors, microcontrollers, digital signal processors, baseband processors, power management units, audio codec chips, application specific integrated circuits, etc.
- Input-output circuitry in device 10 such as input-output devices 12 may be used to allow data to be supplied to device 10 and to allow data to be provided from device 10 to external devices.
- Input-output devices 12 may include buttons, joysticks, click wheels, scrolling wheels, touch pads, key pads, keyboards, microphones, speakers, tone generators, vibrators, cameras, sensors, light-emitting diodes and other status indicators, data ports, displays, etc.
- a user can control the operation of device 10 by supplying commands through input-output devices 12 and may receive status information and other output from device 10 using the output resources of input-output devices 12 .
- Control circuitry 16 and input-output devices 12 may include one or more electrical components 14 .
- Components 14 may include integrated circuits, surface mount technology (SMT) parts, discrete components such as inductors, capacitors, and resistors, electronic components such as switches, sensors, connectors, audio components, light-emitting components, or other devices.
- SMT surface mount technology
- Components 14 may be mounted on one or more printed circuits. To ensure that the components are operating properly, tests may be performed on the components.
- FIG. 2 A flow chart showing how components such as components 14 may be tested during manufacturing is shown in FIG. 2 .
- electrical components 14 may be mounted on a printed circuit.
- conductive material such as conductive adhesive or solder may be used in coupling contacts on a component to mating contacts (e.g., metal traces in the shape of pads) on the printed circuit.
- the components may be tested.
- a tester may use test pins and other structures to form electrical connections to the printed circuit.
- the printed circuit may have, for example, test pads that may be contacted by respective test pins in a tester. If a defect is detected during testing, the printed circuit board can be scrapped or reworked (e.g., to replace a faulty component, etc.).
- the printed circuit and the electrical components on the printed circuit are determined to be operating satisfactorily during the test of step 20 , the printed circuit can be processed at step 22 .
- the printed circuit can be reconfigured to minimize its size.
- the size of the printed circuit can be reduced by removing sacrificial test structures from the printed circuit.
- the sacrificial test structures may include test signal paths (e.g., test contacts such as test pads, associated signal lines for coupling the test pads to circuitry in the electrical components, etc.). Portions of the printed circuit such as a printed circuit portion having test pads can be removed using machining equipment or other tools, a removable structure such as a detachable strip of flexible printed circuit material with test pads may be detached from the printed circuit, or other structures with test pads may be removed from the printed circuit to reduce the size of the printed circuit. Because the test pads may be removed before use of the printed circuit in a system, the size and spacing of the test pads (e.g., test pad pitch) may generally be larger than the size and spacing of corresponding test structures in the printed circuit.
- a dielectric material may be used to encapsulate the components on the printed circuit.
- components 14 and some or all of the printed circuit may be covered with a polymer encapsulant (e.g., a thermoset plastic or a thermoplastic).
- the encapsulated components may then be covered with electromagnetic interference shielding.
- one or more layers of metal or other conductive coatings may be formed on the polymer that is encapsulating components 14 .
- components 14 may be electromagnetically shielded.
- FIG. 3 is a cross-sectional side view of an illustrative component mounted to a printed circuit.
- component 14 may have metal traces (pads) that form component contacts 28 and printed circuit 34 may have metal traces 32 (e.g., surface pads and embedded traces such as vias, etc.) that form corresponding printed circuit contacts.
- Solder 30 may be used to solder component contacts 28 to printed circuit contacts 32 on the surface of printed circuit 34 .
- printed circuit 34 may contain multiple layers 36 .
- Each layer 36 may have a layer of dielectric (e.g., a polymer layer) and an associated layer of patterned metal traces 32 that form signal lines. Traces 32 such as vias that extend vertically through one or more of layers 36 may be used to interconnect signal lines on different respective layers. Components such as component 14 of FIG. 4 may be soldered to the surface of printed circuit 34 , as described in connection with FIG. 3 .
- Printed circuit 34 may have one dielectric layer 36 , two dielectric layers 36 , three dielectric layers 36 , or four or more dielectric layers 36 and a corresponding number of layers of signal lines formed from traces 32 .
- printed circuit 34 is a rigid printed circuit board (e.g., a printed circuit formed from a rigid dielectric substrate material such as fiberglass-filled epoxy).
- printed circuit 34 may be a flexible printed circuit (e.g., a printed circuit formed from a flexible polymer substrate such as a layer of polyimide or a sheet of other flexible polymer material).
- the illustrative configuration of flexible printed circuit 34 of FIG. 6 shows how printed circuit 34 may be implemented using “rigid flex” printed circuit material. In a “rigid flex” printed circuit, part of the printed circuit (e.g., portion 38 in the example of FIG.
- FIG. 6 has rigid printed circuit board layers 36 ′ and at least one flexible printed circuit layer 36 ′′, whereas another portion of the rigid flex printed circuit (e.g., flexible tail portion 40 in the example of FIG. 6 ) has only the flexible printed circuit layer(s) 36 ′′.
- Components such as component 14 may be mounted in region 38 and/or in flexible tail region 40 .
- Rigid layers 36 ′ may be formed from a material such as fiberglass-filled epoxy.
- Flexible layer 36 ′′ may be formed from one or more layers of polyimide or other sheets of flexible polymer. Layers 36 ′ and 36 ′′ may be used to support signal lines formed from patterned metal traces 32 (see, e.g., FIG. 3 ).
- printed circuit 34 is an “embedded flex” printed circuit (sometimes referred to as “e-flex”). As shown in FIG. 7 , embedded flex printed circuit 34 may have some regions such as region 42 that include rigid layers 36 ′ stacked with one or more flexible printed circuit layers such as flexible layer 36 ′′- 1 . Components such as component 14 may be mounted in regions such as region 42 or other portions of printed circuit 34 . In regions such as region 46 , a flexible printed circuit tail such as flexible printed circuit 36 ′′- 2 extends outwards from between layers 36 ′. In regions such as region 44 , an embedded end of flexible printed circuit 36 ′′- 2 is sandwiched between layers 36 ′. Portions 36 ′′- 1 and 36 ′′- 2 are separate, which allows portion 36 ′′- 2 to be pulled out of the rest of printed circuit 34 when it is desired to remove printed circuit portion 36 ′′- 2 and therefore help minimize the size of printed circuit 34 .
- e-flex printed circuit 34 may have some regions such as region 42 that include rigid layers 36 ′ stacked
- flexible printed circuit 36 ′′- 2 may be provided with test pads such as contacts 48 .
- Flexible printed circuit 36 ′′- 2 may have traces 32 - 1 that form signal lines coupling contacts 48 to contacts 56 .
- Contacts 56 may mate with corresponding printed circuit contacts 54 on rigid portions of printed circuit 34 such as rigid layers 36 ′.
- Contacts 54 may be formed within an opening (gap) such as opening 58 between printed circuit layers such as layers 36 ′.
- Traces 32 - 2 in rigid layers 36 ′ and/or other layers in printed circuit 34 may be used to couple contacts 54 to components on printed circuit 34 such as component 14 (see, e.g., FIG. 3 ).
- printed circuit 34 uses traces 32 - 2 to interconnect components such as component 14 that are mounted on main portion 42 of printed circuit 34 to other components 14 that are mounted on main portion 42 and uses traces 32 - 2 to interconnect the circuitry of component(s) 14 on printed circuit 34 to contacts 54 .
- Flexible printed circuit 36 ′′- 2 serves as a removable sacrificial test structure.
- Tester 50 uses pins 52 to form electrical connections with respective contacts (test pads) such as test pads 48 .
- Signal lines 32 - 1 in flexible printed circuit 36 ′′- 2 and contacts 56 are used to electrically connect test pads 48 (and therefore tester 50 ) to printed circuit contacts 54 , signal paths 32 - 2 and the circuitry of components 14 . This allows tester 50 to perform tests on the circuitry of components 14 .
- flexible printed circuit 36 ′′- 2 may be pulled out of opening 58 in printed circuit 34 , thereby disconnecting flexible printed circuit 36 ′′- 2 from printed circuit 34 . Opening 58 may then be filled with plastic or other dielectric, if desired. Shielding may be formed by coating components 14 with a dielectric and by coating the dielectric over components 14 and the dielectric of printed circuit 34 with a metal coating or other conductive layer.
- FIGS. 9 , 10 , and 11 illustrate how an embedded flex printed circuit may be formed.
- a flexible printed circuit may be formed with an opening such as opening 80 of FIG. 9 .
- opening 80 may be formed in portions of a flexible printed circuit such as portions 82 and 84 .
- Traces 88 on the flexible printed circuit (e.g., on circuit portion 82 ) may be used to couple test pads 98 to contacts 86 .
- dielectric 90 e.g., rigid printed circuit board material or other dielectric
- dielectric 90 may be used to fill opening 80 .
- FIG. 11 shows how dielectric 90 may be sandwiched between opposing upper and lower printed circuit board layers 92 (e.g., rigid printed circuit board layers).
- Printed circuit portion 84 may protrude from between layers 92 or may be located entirely between layers 92 .
- Via 94 or other conductive structures in printed circuit board material 92 may form a printed circuit contact to connect signal lines 96 (and components 14 that are coupled to lines 96 ) to mating contact 86 on flexible printed circuit 82 .
- Testing may be performed on the circuitry mounted on printed circuit 34 of FIG. 11 .
- flexible printed circuit 82 may be removed from printed circuit 34 in direction 100 as described in connection with flexible printed circuit 36 ′′- 2 of FIG. 8 .
- FIG. 12 is a perspective view of a printed circuit configuration in which flexible printed circuit portion 82 of FIG. 11 is protruding from printed circuit 34 .
- a tester such as tester 50 of FIG. 8 may use test pins 52 to contact test pads 98 to test components 14 mounted on printed circuit 34 , as described in connection with test pads 48 and the structures of FIG. 8 .
- flexible printed circuit 82 may be pulled out of printed circuit 34 to form opening 70 in the end of printed circuit 34 , as shown in FIG. 13 .
- opening 70 may be filled with dielectric.
- the dielectric in opening 70 closes opening 70 and forms a smooth edge for printed circuit 34 such as end face 78 .
- the plastic or other dielectric in opening 70 insulates contacts within opening 70 such as printed circuit contacts 94 of FIG. 11 , so that the printed circuit contacts in opening 70 are not exposed during use of printed circuit 34 in a system.
- FIGS. 15 , 16 , 17 , 18 , 19 , and 20 illustrate how an embedded flex printed circuit may be fabricated and mated with a temporary external test structure for testing.
- the external structure may be, for example, part of a test system.
- a substrate such as printed circuit 60 (e.g., a flexible or rigid printed circuit) may be provided with an opening such as opening 62 .
- Rigid dielectric 64 may be used to fill opening 62 , as shown in FIG. 16 .
- additional printed circuit board layers such as layers 66 (e.g., rigid layers) may be formed on the upper and lower surfaces of printed circuit 60 and dielectric 64 , as shown in FIG. 17 .
- a cutting tool e.g., a laser, cutting wheel, or other tool
- Dielectric 64 may then be removed (e.g., by pulling dielectric 64 out of printed circuit, by dissolving dielectric 64 using a chemical solution, etc.).
- dielectric 64 may be a slippery material such as polytetrafluoroethylene to facilitate removal by pulling. Removal of dielectric 64 forms opening 102 of FIG. 19 . Opening 102 may contain printed circuit contacts (see e.g., contacts 54 of FIG. 8 ).
- a printed circuit board layer, plastic support structure, or other external structure such as external structure 72 of FIG. 20 may have mating contacts and may have traces that form connections between the mating contacts and testing circuitry within a tester.
- external structure 72 may be inserted into opening 102 in printed circuit 34 in direction 74 .
- the tester can then make contact with the contacts in structure 72 that are coupled to the printed circuit contacts in printed circuit 34 to test circuitry mounted on printed circuit 34 of FIG. 14 .
- printed circuit board 72 can be pulled out of printed circuit 34 in direction 76 and opening 102 may be filled with dielectric.
- FIG. 21 is a perspective view of an edge of printed circuit 34 in an illustrative configuration in which a flexible printed circuit portion such as portion 82 of FIG. 11 or a dielectric structure such as dielectric structure 64 of FIG. 18 has been removed from printed circuit 34 . As shown in FIG. 21 , removal of portion 82 or dielectric structure 64 results in an opening such as opening 102 of FIG. 19 . Following testing, opening 102 may be filled with dielectric to insulate contacts within opening 102 .
- Printed circuit 34 may also have exposed traces on the surface of the edge of printed circuit 34 such as traces 104 . Traces 104 may be ground traces or other traces that can be shorted to a conductive layer that is deposited to form a shielding layer for components 14 on printed circuit 34 (after components 14 have been encapsulated in dielectric).
- FIG. 22 is a cross-sectional side view of a printed circuit with encapsulated components and a shield coating (e.g., a thin metal coating deposited on the printed circuit to form an interference shielding layer).
- a printed circuit structure such as printed circuit structure 34 of FIG. 21 may be formed.
- components 14 may be mounted on the upper and/or lower surfaces of printed circuit 34 .
- Dielectric encapsulant such as thermoplastic or thermoset plastic such as encapsulant 106 may be formed on top of components 14 on the upper and lower surfaces of the printed circuit.
- Metal coating 108 may then be deposited on the opposing upper and lower surfaces of encapsulant 106 to form shielding for printed circuit 34 and components 14 .
- metal trace 104 (see, e.g., metal trace 104 of FIG. 21 ) is exposed along the edge of printed circuit 34 , metal 108 is shorted to metal trace 104 at shorting location 110 , thereby grounding the shielding formed from metal coating 108 .
- machining equipment 120 may have a computer-controlled positioner such as positioner 122 , which can position routing bit 124 relative to printed circuit 34 and can rotate routing bit 124 in direction 128 about rotational axis 126 .
- FIGS. 24 , 25 , and 26 show how sacrificial test structures of this type may be used in testing circuitry on a printed circuit.
- printed circuit 34 has extended test portion 132 with test pads 134 and metal traces 136 for interfacing with a tester such as tester 50 of FIG. 8 .
- machining equipment such as machining equipment 120 of FIG. 23 may cut away extended test portion 132 and may form groove 130 in the end face of printed circuit 34 .
- embedded traces in printed circuit 34 such as illustrative signal path 136 may be recessed within groove 130 .
- groove 130 may be filled with plastic or other dielectric 138 to isolate trace 136 during use of printed circuit 34 in a system.
- FIG. 27 is a diagram showing how tester 50 may be provided with structures such as external structure 140 with spring-loaded contact pins 142 .
- External structure 140 may be a printed circuit board, a plastic support member, a support member formed from other materials, or other suitable structure.
- Printed circuit 34 may have an opening such as opening 144 .
- Printed circuit contacts 146 in opening 144 may be configured to mate with contacts such as spring-loaded pins 142 on tester structure 140 when structure 140 is inserted into opening 144 . Following testing, opening 144 may be filled with plastic to isolate contacts 146 .
- FIG. 28 is a top view of an illustrative printed circuit with components 14 and sacrificial test portions.
- Contacts such as contacts 150 may be formed on printed circuit 34 .
- Contacts 150 may, for example, be formed by creating conductive (metal-filled) vias in printed circuit 34 .
- Extended test portions (sacrificial portions) 152 of printed circuit 34 may be cut away along lines 154 . The cutting process cuts through the middle of contacts 150 and forms exposed contact surfaces along the cut edges of printed circuit 34 .
- FIG. 29 is a cross-sectional side view of printed circuit 34 of FIG. 28 taken along one of cut lines 154 .
- contacts 150 may have exposed surfaces on the edge of printed circuit 34 . These exposed surfaces form edge portions of printed circuit contacts 150 and may therefore used as edge test points that can be probed by tester pins during testing. Tests may also be performed by using contacts 150 as test pads before cutting away portions 152 of printed circuit 34 to expose the edge surfaces of contacts 150 , if desired.
- encapsulant 156 may be used to cover components 14 as shown in FIG. 30 .
- Contacts 150 may also be selectively covered with dielectric 156 ′ (e.g., the material of encapsulant 156 or other material) along the edges of printed circuit 34 .
- dielectric 156 ′ e.g., the material of encapsulant 156 or other material
- two of four contacts 150 have been covered in this way.
- two contacts i.e., the first and third of the four illustrative contacts
- two contacts that are covered (and the uncovered contacts) may be used as edge test points during testing before the dielectric is applied.
- the two contacts that are left uncovered by dielectric 156 ′ may be ground contacts (as an example).
- printed circuit 34 appears as shown in FIG. 31 .
- Shielding layer 160 may be shorted to the contacts 150 that were not covered with dielectric 156 ′ along the edge of printed circuit 34 (e.g., to ground shielding layer 160 ).
- Printed circuit 34 may have signal traces that run under a shielding layer. This type of configuration is shown in FIG. 32 . As shown in FIG. 32 , components 14 may be mounted on printed circuit substrate 34 . Encapsulant 160 may be used to cover components 14 . Printed circuit substrate 34 may have an upper surface on which components 14 are soldered. The encapsulant can cover components 14 and a portion of the upper surface, while leaving a portion of the upper surface such as portion 172 uncovered by encapsulant. After covering components 14 with encapsulant 160 , metal shielding layer 162 may be formed on top of encapsulant 160 .
- Part of metal layer 162 coats encapsulant 160 and part of metal layer 162 forms an integral planar ground on portion 172 of the upper surface of the dielectric substrate forming printed circuit 34 .
- Printed circuit board signal traces 164 may run under planar ground portion 172 of shield 162 .
- a tester can interface with components 14 using test pads 166 on extended test portion 168 of printed circuit 34 .
- portion 168 may be removed by cutting away portion 168 along cut line 170 (e.g., by cutting or grinding away portion 168 ).
- dielectric may be used to coat any exposed signal lines on exposed edge 174 following removal of portion 168 and additional shielding 162 may, if desired, be deposited.
- FIGS. 33 , 34 , 35 , 36 , and 37 are cross-sectional side views showing how printed circuit 34 may be formed using openings through encapsulant layers. These openings, which may sometimes be referred to as vias or through-mold vias, may be used to access test pads, thereby allowing the size of printed circuit 34 to be minimized.
- printed circuit 34 may have a dielectric substrate such as substrate 200 on which one or more components 14 may be mounted.
- Printed circuit contacts such as test pads 202 may be used to form testing contact points that are contacted by respective test pins 52 in a tester.
- encapsulant 204 may be used to cover components 14 , as shown in FIG. 34 .
- Encapsulant 204 may be a thermoplastic, a thermoset plastic, or other plastic.
- FIG. 35 shows how openings such as vias 206 may be formed through encapsulant 204 (e.g., using etching, using laser ablation, using machining techniques, as part of the molding process or other process involved in depositing encapsulant 204 , etc.). Vias 206 uncover test pads 202 . Test pins 52 may then contact the exposed surfaces of test pads 202 to perform optional testing.
- encapsulant 204 e.g., using etching, using laser ablation, using machining techniques, as part of the molding process or other process involved in depositing encapsulant 204 , etc.
- the vias formed through encapsulant 204 may be filled with conductive material (e.g., metal, etc.) to form conductive vias. Additional optional testing may be performed by contacting the exposed outer surfaces of the conductive material of vias 208 with test pins 52 .
- conductive material e.g., metal, etc.
- Dielectric layers 210 may then be used to cover and insulate conductive vias 208 and metal shielding layer 212 may then be deposited as a coating covering encapsulant 204 and the dielectric layers 210 on the upper and lower surfaces of printed circuit 34 , as shown in FIG. 37 .
- FIGS. 38 , 39 , and 40 show another through-mold via approach that may be used for testing printed circuit 34 .
- components on printed circuit 34 may be encapsulated using encapsulant 300 , through mold-vias 302 may be formed, and conductive material may be formed in the through-mold vias to produce conductive vias 304 .
- Conductive vias 304 may serve as printed circuit contacts (test points) on the surface of printed circuit 34 for testing the components on printed circuit 34 that are embedded within encapsulant 300 .
- drilling, laser ablation techniques, or other techniques may be used to remove the upper portions of material 304 , resulting in a configuration of the type shown in FIG. 38 in which conductive vias 304 are recessed with respect to the surface of encapsulant 300 .
- dielectric material 306 may be used to fill the upper portions of the openings in encapsulant 300 above conductive vias 304 , thereby isolating conductive vias 304 , as shown in FIG. 39 .
- FIG. 40 shows how metal coating 308 may then be deposited on encapsulant 300 to form a shielding layer on printed circuit 34 . Because of the presence of dielectric plugs 306 at the top of the openings formed through encapsulant 300 , metal coating 308 will not short conductive via structures 304 together during operation of printed circuit 34 in a system.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
- This relates generally to testing and, more particularly, to test structures for testing electrical components.
- Electronic devices include electrical components mounted on printed circuit boards. Shield layers are sometimes formed over the components to reduce electromagnetic signal interference. During manufacturing, it may be necessary to perform tests on electrical components. For example, it may be desirable to probe test points on a printed circuit board after electrical components have been mounted on the printed circuit board. If a faulty component is detected, the printed circuit board may be scrapped or repaired.
- To minimize printed circuit board size, some printed circuit board designs include regions with test pad that are machined away after testing. If care is not taken, the structures used for implementing the test pads on a printed circuit board may add undesirable bulk or may be incompatible with electromagnetic interference shielding structures.
- It would therefore be desirable to be able to provide improved testing structures for electrical components mounted on printed circuits.
- Printed circuits may be provided with structures such as test pads that facilitate testing. To ensure that the printed circuits are not overly large, the test pads may be removed from a printed circuit following testing or may otherwise be implemented without consuming excessive space on the printed circuit.
- A printed circuit may be formed from a dielectric substrate with metal traces. The dielectric substrate may include rigid printed circuit board layers and/or flexible layers of printed circuit material. A printed circuit may, for example, be implemented using an embedded flex printed circuit configuration having a rigid printed circuit board portion with a removable flexible printed circuit tail portion.
- Electrical components may be soldered to the printed circuit. The printed circuit may have an edge with an opening. Contacts in the opening may be configured to form electrical connections with mating contacts on a flexible printed circuit or other external structure. A tester may test the electrical components by forming electrical connections with the contacts in the opening and other metal traces in the printed circuit through the mating contacts on the external structure.
- Following testing, the external structure that is used by the tester to form electrical connections with the contacts on the printed circuit may be removed from the opening. The opening may then be filled with dielectric to isolate the contacts.
- If desired, a printed circuit may have traces that extend under a ground formed on a surface of the printed circuit adjacent to an encapsulation layer, may have edge test points formed form contacts that are cut in half when removing portions of the printed circuit, may have through-mold vias that are formed through encapsulant covering the electrical components, or may have other configurations.
-
FIG. 1 is a diagram of an illustrative electronic device of the type that may be provided with components that have been tested in accordance with an embodiment. -
FIG. 2 is a flow chart of illustrative steps involved in mounting and testing components in accordance with an embodiment. -
FIG. 3 is a cross-sectional side view of an illustrative component mounted on a printed circuit board in accordance with an embodiment. -
FIG. 4 is a cross-sectional side view of an illustrative rigid printed circuit board in accordance with an embodiment. -
FIG. 5 is a cross-sectional side view of an illustrative flexible printed circuit in accordance with an embodiment. -
FIG. 6 is a cross-sectional side view of an illustrative “rigid flex” printed circuit in accordance with an embodiment. -
FIG. 7 is a cross-sectional side view of an illustrative “embedded flex” printed circuit in accordance with an embodiment. -
FIG. 8 is a cross-sectional side view of a system in which a removable flexible printed circuit portion of an embedded flex printed circuit is being used to carry test pads in accordance with an embodiment. -
FIG. 9 is a cross-sectional side view of a flexible printed circuit showing how the flexible printed circuit may be provided with an opening during formation of an embedded flex printed circuit in accordance with an embodiment. -
FIG. 10 is a cross-sectional side view of the flexible printed circuit ofFIG. 9 following incorporation of rigid dielectric into the opening during formation of an embedded flex printed circuit in accordance with an embodiment. -
FIG. 11 is a cross-sectional side view of the printed circuit structure ofFIG. 10 following the formation of additional rigid dielectric layers and metal traces to form an embedded flex printed circuit in accordance with an embodiment. -
FIG. 12 is a perspective view of an embedded flex printed circuit with a removable flexible printed circuit tail for supporting test pads in accordance with an embodiment. -
FIG. 13 is a perspective view of the embedded flex printed circuit ofFIG. 12 during removable of the tail in accordance with an embodiment. -
FIG. 14 is a perspective view of the embedded flex printed circuit ofFIGS. 12 and 13 following dielectric fill operations in accordance with an embodiment. -
FIGS. 15 , 16, 17, 18, 19, and 20 are cross-sectional side views showing how a printed circuit can be configured to facilitate testing in accordance with an embodiment. -
FIG. 21 is a perspective view of an edge of a printed circuit showing how ground traces may be exposed to facilitate the subsequent formation of a grounded shield structure on the printed circuit in accordance with an embodiment. -
FIG. 22 is a cross-sectional side view of a printed circuit with encapsulated components and a metal interference shield coating in accordance with an embodiment. -
FIG. 23 is a perspective view of machining equipment being used to machine an edge of a printed circuit to form a groove while removing test pads in accordance with an embodiment. -
FIG. 24 is a cross-sectional side view of a printed circuit with a test pad in accordance with an embodiment. -
FIG. 25 is a cross-sectional side view of the printed circuit ofFIG. 24 following routing of the edge of the printed circuit to remove the test pad and to recess test lines within a groove in the edge in accordance with an embodiment. -
FIG. 26 is a cross-sectional side view of the printed circuit ofFIG. 25 following incorporation of dielectric material into the edge groove ofFIG. 25 in accordance with an embodiment. -
FIG. 27 is a cross-sectional side view of tester with a tongue-shaped external structure carrying contacts such as spring-loaded pins that are configured to mate with mating contacts in an opening in the edge of a printed circuit substrate in accordance with an embodiment. -
FIG. 28 is a top view of an illustrative printed circuit onto which components have been mounted in accordance with an embodiment. -
FIG. 29 is a side view of the printed circuit ofFIG. 28 after portions of the printed circuit have been cut away to expose test points along the edges of the printed circuit in accordance with an embodiment. -
FIG. 30 is a side view of the printed circuit ofFIG. 29 following formation of dielectric over mounted components on the printed circuit and following selective insulation of contacts on the edge of the printed circuit by covering some of the contacts on the edge with dielectric while leaving other contacts uncovered with dielectric in accordance with an embodiment. -
FIG. 31 is a side view of the printed circuit ofFIG. 30 following the application of shielding material in accordance with an embodiment. -
FIG. 32 is a cross-sectional side view of a printed circuit with traces that run under a shield layer on a portion of the surface of the printed circuit adjacent to an encapsulation layer in accordance with an embodiment. -
FIGS. 33 , 34, 35, 36, and 37 are cross-sectional side views showing how a printed circuit may use through-mold vias to facilitate testing in accordance with an embodiment. -
FIGS. 38 , 39, and 40 are cross-sectional side views showing how a printed circuit may be provided with recessed test vias that pass through a dielectric layer that is used to encase components under a shield layer in accordance with an embodiment. - Electronic devices may be provided with electrical components mounted on printed circuits. An illustrative electronic device of the type that may include components on printed circuits is shown in
FIG. 1 . As shown inFIG. 1 ,electronic device 10 may havecontrol circuitry 16.Control circuitry 16 may include storage and processing circuitry for supporting the operation ofdevice 10. The storage and processing circuitry may include storage such as hard disk drive storage, nonvolatile memory (e.g., flash memory or other electrically-programmable-read-only memory configured to form a solid state drive), volatile memory (e.g., static or dynamic random-access memory), etc. Processing circuitry incontrol circuitry 16 may be used to control the operation ofdevice 10. The processing circuitry may be based on one or more microprocessors, microcontrollers, digital signal processors, baseband processors, power management units, audio codec chips, application specific integrated circuits, etc. - Input-output circuitry in
device 10 such as input-output devices 12 may be used to allow data to be supplied todevice 10 and to allow data to be provided fromdevice 10 to external devices. Input-output devices 12 may include buttons, joysticks, click wheels, scrolling wheels, touch pads, key pads, keyboards, microphones, speakers, tone generators, vibrators, cameras, sensors, light-emitting diodes and other status indicators, data ports, displays, etc. A user can control the operation ofdevice 10 by supplying commands through input-output devices 12 and may receive status information and other output fromdevice 10 using the output resources of input-output devices 12. -
Control circuitry 16 and input-output devices 12 may include one or moreelectrical components 14.Components 14 may include integrated circuits, surface mount technology (SMT) parts, discrete components such as inductors, capacitors, and resistors, electronic components such as switches, sensors, connectors, audio components, light-emitting components, or other devices. -
Components 14 may be mounted on one or more printed circuits. To ensure that the components are operating properly, tests may be performed on the components. - A flow chart showing how components such as
components 14 may be tested during manufacturing is shown inFIG. 2 . - At
step 18,electrical components 14 may be mounted on a printed circuit. For example, conductive material such as conductive adhesive or solder may be used in coupling contacts on a component to mating contacts (e.g., metal traces in the shape of pads) on the printed circuit. - At
step 20, the components may be tested. A tester may use test pins and other structures to form electrical connections to the printed circuit. The printed circuit may have, for example, test pads that may be contacted by respective test pins in a tester. If a defect is detected during testing, the printed circuit board can be scrapped or reworked (e.g., to replace a faulty component, etc.). - If the printed circuit and the electrical components on the printed circuit are determined to be operating satisfactorily during the test of
step 20, the printed circuit can be processed atstep 22. - During the operations of
step 22, the printed circuit can be reconfigured to minimize its size. For example, the size of the printed circuit can be reduced by removing sacrificial test structures from the printed circuit. The sacrificial test structures may include test signal paths (e.g., test contacts such as test pads, associated signal lines for coupling the test pads to circuitry in the electrical components, etc.). Portions of the printed circuit such as a printed circuit portion having test pads can be removed using machining equipment or other tools, a removable structure such as a detachable strip of flexible printed circuit material with test pads may be detached from the printed circuit, or other structures with test pads may be removed from the printed circuit to reduce the size of the printed circuit. Because the test pads may be removed before use of the printed circuit in a system, the size and spacing of the test pads (e.g., test pad pitch) may generally be larger than the size and spacing of corresponding test structures in the printed circuit. - Following the operations of
step 22, a dielectric material may be used to encapsulate the components on the printed circuit. For example,components 14 and some or all of the printed circuit may be covered with a polymer encapsulant (e.g., a thermoset plastic or a thermoplastic). The encapsulated components may then be covered with electromagnetic interference shielding. For example, one or more layers of metal or other conductive coatings may be formed on the polymer that is encapsulatingcomponents 14. By covering the polymer encapsulant that surroundscomponents 14 with a conductive metal shield layer,components 14 may be electromagnetically shielded. -
FIG. 3 is a cross-sectional side view of an illustrative component mounted to a printed circuit. As shown inFIG. 3 ,component 14 may have metal traces (pads) that formcomponent contacts 28 and printedcircuit 34 may have metal traces 32 (e.g., surface pads and embedded traces such as vias, etc.) that form corresponding printed circuit contacts.Solder 30 may be used tosolder component contacts 28 to printedcircuit contacts 32 on the surface of printedcircuit 34. - As shown in
FIG. 4 , printedcircuit 34 may containmultiple layers 36. Eachlayer 36 may have a layer of dielectric (e.g., a polymer layer) and an associated layer of patterned metal traces 32 that form signal lines.Traces 32 such as vias that extend vertically through one or more oflayers 36 may be used to interconnect signal lines on different respective layers. Components such ascomponent 14 ofFIG. 4 may be soldered to the surface of printedcircuit 34, as described in connection withFIG. 3 . Printedcircuit 34 may have onedielectric layer 36, twodielectric layers 36, threedielectric layers 36, or four or moredielectric layers 36 and a corresponding number of layers of signal lines formed from traces 32. - In the example of
FIG. 4 , printedcircuit 34 is a rigid printed circuit board (e.g., a printed circuit formed from a rigid dielectric substrate material such as fiberglass-filled epoxy). As shown inFIG. 5 , printedcircuit 34 may be a flexible printed circuit (e.g., a printed circuit formed from a flexible polymer substrate such as a layer of polyimide or a sheet of other flexible polymer material). The illustrative configuration of flexible printedcircuit 34 ofFIG. 6 shows how printedcircuit 34 may be implemented using “rigid flex” printed circuit material. In a “rigid flex” printed circuit, part of the printed circuit (e.g.,portion 38 in the example ofFIG. 6 ) has rigid printed circuit board layers 36′ and at least one flexible printedcircuit layer 36″, whereas another portion of the rigid flex printed circuit (e.g.,flexible tail portion 40 in the example ofFIG. 6 ) has only the flexible printed circuit layer(s) 36″. Components such ascomponent 14 may be mounted inregion 38 and/or inflexible tail region 40.Rigid layers 36′ may be formed from a material such as fiberglass-filled epoxy.Flexible layer 36″ may be formed from one or more layers of polyimide or other sheets of flexible polymer.Layers 36′ and 36″ may be used to support signal lines formed from patterned metal traces 32 (see, e.g.,FIG. 3 ). - In the example of
FIG. 7 , printedcircuit 34 is an “embedded flex” printed circuit (sometimes referred to as “e-flex”). As shown inFIG. 7 , embedded flex printedcircuit 34 may have some regions such asregion 42 that includerigid layers 36′ stacked with one or more flexible printed circuit layers such asflexible layer 36″-1. Components such ascomponent 14 may be mounted in regions such asregion 42 or other portions of printedcircuit 34. In regions such asregion 46, a flexible printed circuit tail such as flexible printedcircuit 36″-2 extends outwards from betweenlayers 36′. In regions such asregion 44, an embedded end of flexible printedcircuit 36″-2 is sandwiched betweenlayers 36′.Portions 36″-1 and 36″-2 are separate, which allowsportion 36″-2 to be pulled out of the rest of printedcircuit 34 when it is desired to remove printedcircuit portion 36″-2 and therefore help minimize the size of printedcircuit 34. - The ability to reduce the size of embedded flex printed
circuit 34 by removing flexible printedcircuit portion 36″-2 from the rest of embedded flex printedcircuit 34 can be used to implement sacrificial test structures. As shown inFIG. 8 , for example, flexible printedcircuit 36″-2 may be provided with test pads such ascontacts 48. Flexible printedcircuit 36″-2 may have traces 32-1 that form signallines coupling contacts 48 tocontacts 56.Contacts 56, in turn, may mate with corresponding printedcircuit contacts 54 on rigid portions of printedcircuit 34 such asrigid layers 36′.Contacts 54 may be formed within an opening (gap) such asopening 58 between printed circuit layers such aslayers 36′. - Traces 32-2 in
rigid layers 36′ and/or other layers in printedcircuit 34 may be used to couplecontacts 54 to components on printedcircuit 34 such as component 14 (see, e.g.,FIG. 3 ). In this type of configuration, printedcircuit 34 uses traces 32-2 to interconnect components such ascomponent 14 that are mounted onmain portion 42 of printedcircuit 34 toother components 14 that are mounted onmain portion 42 and uses traces 32-2 to interconnect the circuitry of component(s) 14 on printedcircuit 34 tocontacts 54. - Flexible printed
circuit 36″-2 serves as a removable sacrificial test structure.Tester 50 usespins 52 to form electrical connections with respective contacts (test pads) such astest pads 48. Signal lines 32-1 in flexible printedcircuit 36″-2 andcontacts 56 are used to electrically connect test pads 48 (and therefore tester 50) to printedcircuit contacts 54, signal paths 32-2 and the circuitry ofcomponents 14. This allowstester 50 to perform tests on the circuitry ofcomponents 14. Once testing is complete, flexible printedcircuit 36″-2 may be pulled out of opening 58 in printedcircuit 34, thereby disconnecting flexible printedcircuit 36″-2 from printedcircuit 34.Opening 58 may then be filled with plastic or other dielectric, if desired. Shielding may be formed by coatingcomponents 14 with a dielectric and by coating the dielectric overcomponents 14 and the dielectric of printedcircuit 34 with a metal coating or other conductive layer. -
FIGS. 9 , 10, and 11 illustrate how an embedded flex printed circuit may be formed. Initially, a flexible printed circuit may be formed with an opening such as opening 80 ofFIG. 9 . As shown inFIG. 9 , opening 80 may be formed in portions of a flexible printed circuit such as 82 and 84.portions Traces 88 on the flexible printed circuit (e.g., on circuit portion 82) may be used to coupletest pads 98 tocontacts 86. - As shown in
FIG. 10 , dielectric 90 (e.g., rigid printed circuit board material or other dielectric) may be used to fillopening 80. -
FIG. 11 shows how dielectric 90 may be sandwiched between opposing upper and lower printed circuit board layers 92 (e.g., rigid printed circuit board layers). Printedcircuit portion 84 may protrude from betweenlayers 92 or may be located entirely between layers 92. Via 94 or other conductive structures in printedcircuit board material 92 may form a printed circuit contact to connect signal lines 96 (andcomponents 14 that are coupled to lines 96) tomating contact 86 on flexible printedcircuit 82. Testing may be performed on the circuitry mounted on printedcircuit 34 ofFIG. 11 . Following testing, flexible printedcircuit 82 may be removed from printedcircuit 34 indirection 100 as described in connection with flexible printedcircuit 36″-2 ofFIG. 8 . -
FIG. 12 is a perspective view of a printed circuit configuration in which flexible printedcircuit portion 82 ofFIG. 11 is protruding from printedcircuit 34. A tester such astester 50 ofFIG. 8 may usetest pins 52 to contacttest pads 98 to testcomponents 14 mounted on printedcircuit 34, as described in connection withtest pads 48 and the structures ofFIG. 8 . Following testing, flexible printedcircuit 82 may be pulled out of printedcircuit 34 to form opening 70 in the end of printedcircuit 34, as shown inFIG. 13 . As shown inFIG. 14 , opening 70 may be filled with dielectric. The dielectric in opening 70 closes opening 70 and forms a smooth edge for printedcircuit 34 such asend face 78. The plastic or other dielectric in opening 70 insulates contacts within opening 70 such as printedcircuit contacts 94 ofFIG. 11 , so that the printed circuit contacts in opening 70 are not exposed during use of printedcircuit 34 in a system. -
FIGS. 15 , 16, 17, 18, 19, and 20 illustrate how an embedded flex printed circuit may be fabricated and mated with a temporary external test structure for testing. The external structure may be, for example, part of a test system. - As shown in
FIG. 15 , a substrate such as printed circuit 60 (e.g., a flexible or rigid printed circuit) may be provided with an opening such asopening 62.Rigid dielectric 64 may be used to fillopening 62, as shown inFIG. 16 . After fillingopening 62 withdielectric 64, additional printed circuit board layers such as layers 66 (e.g., rigid layers) may be formed on the upper and lower surfaces of printedcircuit 60 and dielectric 64, as shown inFIG. 17 . After forming the structures ofFIG. 17 , a cutting tool (e.g., a laser, cutting wheel, or other tool) may be used to cut the structures ofFIG. 17 alongcut line 68, resulting in the structures ofFIG. 18 .Dielectric 64 may then be removed (e.g., by pullingdielectric 64 out of printed circuit, by dissolvingdielectric 64 using a chemical solution, etc.). With one suitable arrangement, dielectric 64 may be a slippery material such as polytetrafluoroethylene to facilitate removal by pulling. Removal of dielectric 64 forms opening 102 ofFIG. 19 . Opening 102 may contain printed circuit contacts (see e.g.,contacts 54 ofFIG. 8 ). A printed circuit board layer, plastic support structure, or other external structure such as external structure 72 ofFIG. 20 may have mating contacts and may have traces that form connections between the mating contacts and testing circuitry within a tester. - During testing, external structure 72 may be inserted into
opening 102 in printedcircuit 34 indirection 74. The tester can then make contact with the contacts in structure 72 that are coupled to the printed circuit contacts in printedcircuit 34 to test circuitry mounted on printedcircuit 34 ofFIG. 14 . Following testing, printed circuit board 72 can be pulled out of printedcircuit 34 indirection 76 andopening 102 may be filled with dielectric. -
FIG. 21 is a perspective view of an edge of printedcircuit 34 in an illustrative configuration in which a flexible printed circuit portion such asportion 82 ofFIG. 11 or a dielectric structure such asdielectric structure 64 ofFIG. 18 has been removed from printedcircuit 34. As shown inFIG. 21 , removal ofportion 82 ordielectric structure 64 results in an opening such asopening 102 ofFIG. 19 . Following testing, opening 102 may be filled with dielectric to insulate contacts withinopening 102. Printedcircuit 34 may also have exposed traces on the surface of the edge of printedcircuit 34 such as traces 104.Traces 104 may be ground traces or other traces that can be shorted to a conductive layer that is deposited to form a shielding layer forcomponents 14 on printed circuit 34 (aftercomponents 14 have been encapsulated in dielectric). -
FIG. 22 is a cross-sectional side view of a printed circuit with encapsulated components and a shield coating (e.g., a thin metal coating deposited on the printed circuit to form an interference shielding layer). Initially, a printed circuit structure such as printedcircuit structure 34 ofFIG. 21 may be formed. Following formation of printedcircuit 34,components 14 may be mounted on the upper and/or lower surfaces of printedcircuit 34. Dielectric encapsulant such as thermoplastic or thermoset plastic such asencapsulant 106 may be formed on top ofcomponents 14 on the upper and lower surfaces of the printed circuit.Metal coating 108 may then be deposited on the opposing upper and lower surfaces ofencapsulant 106 to form shielding for printedcircuit 34 andcomponents 14. Because embedded metal trace 104 (see, e.g.,metal trace 104 ofFIG. 21 ) is exposed along the edge of printedcircuit 34,metal 108 is shorted tometal trace 104 at shortinglocation 110, thereby grounding the shielding formed frommetal coating 108. - If desired, a groove or other feature may be formed in the edge of printed
circuit 34 to minimize the size of printedcircuit 34 when removing a sacrificial extended test portion of the printed circuit following use of the extended test portion and pads on the extended test portion to perform tests on circuitry mounted on printedcircuit 34. As shown inFIG. 23 , for example,machining equipment 120 may have a computer-controlled positioner such aspositioner 122, which can positionrouting bit 124 relative to printedcircuit 34 and can rotaterouting bit 124 indirection 128 aboutrotational axis 126. This causes routingbit 124 to remove the extended test portion of printedcircuit 34 that is used to support test pads during testing and causes bit 124 to form a recess such asgroove 130 in the edge of printedcircuit 34, thereby recessing the traces in printedcircuit 34 that were associated with carrying test signals. -
FIGS. 24 , 25, and 26 show how sacrificial test structures of this type may be used in testing circuitry on a printed circuit. Initially, as shown inFIG. 24 , printedcircuit 34 has extendedtest portion 132 withtest pads 134 and metal traces 136 for interfacing with a tester such astester 50 ofFIG. 8 . As shown inFIG. 25 , following testing of circuitry on printedcircuit 34, machining equipment such asmachining equipment 120 ofFIG. 23 may cut away extendedtest portion 132 and may form groove 130 in the end face of printedcircuit 34. As a result, embedded traces in printedcircuit 34 such asillustrative signal path 136 may be recessed withingroove 130. As shown inFIG. 26 ,groove 130 may be filled with plastic orother dielectric 138 to isolatetrace 136 during use of printedcircuit 34 in a system. -
FIG. 27 is a diagram showing howtester 50 may be provided with structures such asexternal structure 140 with spring-loaded contact pins 142.External structure 140 may be a printed circuit board, a plastic support member, a support member formed from other materials, or other suitable structure. Printedcircuit 34 may have an opening such asopening 144. Printedcircuit contacts 146 in opening 144 may be configured to mate with contacts such as spring-loadedpins 142 ontester structure 140 whenstructure 140 is inserted intoopening 144. Following testing, opening 144 may be filled with plastic to isolatecontacts 146. -
FIG. 28 is a top view of an illustrative printed circuit withcomponents 14 and sacrificial test portions. Contacts such ascontacts 150 may be formed on printedcircuit 34.Contacts 150 may, for example, be formed by creating conductive (metal-filled) vias in printedcircuit 34. Extended test portions (sacrificial portions) 152 of printedcircuit 34 may be cut away alonglines 154. The cutting process cuts through the middle ofcontacts 150 and forms exposed contact surfaces along the cut edges of printedcircuit 34. -
FIG. 29 is a cross-sectional side view of printedcircuit 34 ofFIG. 28 taken along one of cut lines 154. As shown inFIG. 29 ,contacts 150 may have exposed surfaces on the edge of printedcircuit 34. These exposed surfaces form edge portions of printedcircuit contacts 150 and may therefore used as edge test points that can be probed by tester pins during testing. Tests may also be performed by usingcontacts 150 as test pads before cutting awayportions 152 of printedcircuit 34 to expose the edge surfaces ofcontacts 150, if desired. - As shown in
FIG. 29 ,encapsulant 156 may be used to covercomponents 14 as shown inFIG. 30 .Contacts 150 may also be selectively covered with dielectric 156′ (e.g., the material ofencapsulant 156 or other material) along the edges of printedcircuit 34. In the illustrative configuration ofFIG. 30 , for example, two of fourcontacts 150 have been covered in this way. With this configuration, two contacts (i.e., the first and third of the four illustrative contacts) have been left uncovered with dielectric and two contacts have been covered with dielectric 156′. The two contacts that are covered (and the uncovered contacts) may be used as edge test points during testing before the dielectric is applied. The two contacts that are left uncovered by dielectric 156′ (i.e., thevisible contacts 150 ofFIG. 30 ) may be ground contacts (as an example). Following coating of printedcircuit 34 ofFIG. 30 with metal shielding 160, printedcircuit 34 appears as shown inFIG. 31 .Shielding layer 160 may be shorted to thecontacts 150 that were not covered with dielectric 156′ along the edge of printed circuit 34 (e.g., to ground shielding layer 160). - Printed
circuit 34 may have signal traces that run under a shielding layer. This type of configuration is shown inFIG. 32 . As shown inFIG. 32 ,components 14 may be mounted on printedcircuit substrate 34.Encapsulant 160 may be used to covercomponents 14. Printedcircuit substrate 34 may have an upper surface on whichcomponents 14 are soldered. The encapsulant can covercomponents 14 and a portion of the upper surface, while leaving a portion of the upper surface such asportion 172 uncovered by encapsulant. After coveringcomponents 14 withencapsulant 160,metal shielding layer 162 may be formed on top ofencapsulant 160. Part ofmetal layer 162 coats encapsulant 160 and part ofmetal layer 162 forms an integral planar ground onportion 172 of the upper surface of the dielectric substrate forming printedcircuit 34. Printed circuit board signal traces 164 may run underplanar ground portion 172 ofshield 162. During testing, a tester can interface withcomponents 14 usingtest pads 166 on extendedtest portion 168 of printedcircuit 34. After testing is complete,portion 168 may be removed by cutting awayportion 168 along cut line 170 (e.g., by cutting or grinding away portion 168). If desired, dielectric may be used to coat any exposed signal lines on exposededge 174 following removal ofportion 168 and additional shielding 162 may, if desired, be deposited. -
FIGS. 33 , 34, 35, 36, and 37 are cross-sectional side views showing how printedcircuit 34 may be formed using openings through encapsulant layers. These openings, which may sometimes be referred to as vias or through-mold vias, may be used to access test pads, thereby allowing the size of printedcircuit 34 to be minimized. - As shown in
FIG. 33 , printedcircuit 34 may have a dielectric substrate such assubstrate 200 on which one ormore components 14 may be mounted. Printed circuit contacts such astest pads 202 may be used to form testing contact points that are contacted by respective test pins 52 in a tester. - Following testing,
encapsulant 204 may be used to covercomponents 14, as shown inFIG. 34 .Encapsulant 204 may be a thermoplastic, a thermoset plastic, or other plastic. -
FIG. 35 shows how openings such asvias 206 may be formed through encapsulant 204 (e.g., using etching, using laser ablation, using machining techniques, as part of the molding process or other process involved in depositingencapsulant 204, etc.).Vias 206 uncovertest pads 202. Test pins 52 may then contact the exposed surfaces oftest pads 202 to perform optional testing. - As shown in
FIG. 36 , the vias formed throughencapsulant 204 may be filled with conductive material (e.g., metal, etc.) to form conductive vias. Additional optional testing may be performed by contacting the exposed outer surfaces of the conductive material ofvias 208 with test pins 52. -
Dielectric layers 210 may then be used to cover and insulateconductive vias 208 andmetal shielding layer 212 may then be deposited as acoating covering encapsulant 204 and thedielectric layers 210 on the upper and lower surfaces of printedcircuit 34, as shown inFIG. 37 . -
FIGS. 38 , 39, and 40 show another through-mold via approach that may be used for testing printedcircuit 34. Initially, as shown inFIG. 38 , components on printedcircuit 34 may be encapsulated usingencapsulant 300, through mold-vias 302 may be formed, and conductive material may be formed in the through-mold vias to produceconductive vias 304.Conductive vias 304 may serve as printed circuit contacts (test points) on the surface of printedcircuit 34 for testing the components on printedcircuit 34 that are embedded withinencapsulant 300. After the through mold vias are filled with conductive material, drilling, laser ablation techniques, or other techniques may be used to remove the upper portions ofmaterial 304, resulting in a configuration of the type shown inFIG. 38 in whichconductive vias 304 are recessed with respect to the surface ofencapsulant 300. - After testing the components on printed
circuit 34 by contacting the surfaces of the conductive vias formed frommaterial 304 ofFIG. 38 with tester test pins,dielectric material 306 may be used to fill the upper portions of the openings inencapsulant 300 aboveconductive vias 304, thereby isolatingconductive vias 304, as shown inFIG. 39 . -
FIG. 40 shows howmetal coating 308 may then be deposited onencapsulant 300 to form a shielding layer on printedcircuit 34. Because of the presence ofdielectric plugs 306 at the top of the openings formed throughencapsulant 300,metal coating 308 will not short conductive viastructures 304 together during operation of printedcircuit 34 in a system. - The foregoing is merely illustrative and various modifications can be made by those skilled in the art without departing from the scope and spirit of the described embodiments. The foregoing embodiments may be implemented individually or in any combination.
Claims (20)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/164,769 US9618564B2 (en) | 2014-01-27 | 2014-01-27 | Printed circuits with sacrificial test structures |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/164,769 US9618564B2 (en) | 2014-01-27 | 2014-01-27 | Printed circuits with sacrificial test structures |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20150212114A1 true US20150212114A1 (en) | 2015-07-30 |
| US9618564B2 US9618564B2 (en) | 2017-04-11 |
Family
ID=53678799
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/164,769 Active 2035-04-30 US9618564B2 (en) | 2014-01-27 | 2014-01-27 | Printed circuits with sacrificial test structures |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US9618564B2 (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20160205782A1 (en) * | 2015-01-12 | 2016-07-14 | Nan Ya Pcb Corporation | Printed circuit board and method for fabricating the same |
| US20160356840A1 (en) * | 2015-06-02 | 2016-12-08 | Boe Technology Group Co., Ltd. | Flexible Printed Circuit and Detecting Device, Detecting Method and Display Device Thereof |
| US10237657B2 (en) | 2016-09-02 | 2019-03-19 | Apple Inc. | Wireless headset antennas |
| EP3982134A1 (en) * | 2020-10-12 | 2022-04-13 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Automated quality testing of component carrier structure after removing material |
| EP3982135A1 (en) * | 2020-10-12 | 2022-04-13 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Test target defect identification and evaluation for assessing quality of component carrier structure |
| EP3982133A1 (en) * | 2020-10-12 | 2022-04-13 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Progress control of material removal from component carrier structure during quality test |
| EP4501797A1 (en) * | 2023-08-01 | 2025-02-05 | Goodrich Lighting Systems GmbH & Co. KG | Aircraft light, aircraft comprising an aircraft light, method of assembling an aircraft light, and method of manufacturing a sensor cap for an aircraft light |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4922190A (en) * | 1988-02-29 | 1990-05-01 | Siemens Aktiengesellschaft | Adaptor device for an arrangement for testing printed-circuit boards |
| US20080048639A1 (en) * | 2006-08-22 | 2008-02-28 | Albert Sutono | Probing high-frequency signals |
| US20080233769A1 (en) * | 2007-03-20 | 2008-09-25 | Sanjeev Grover | Right Angle Connection System for ATE Interface |
| US20120052697A1 (en) * | 2010-08-27 | 2012-03-01 | Cheng Uei Precision Industry Co., Ltd. | Electrical connector |
| US20120320558A1 (en) * | 2011-06-09 | 2012-12-20 | Foster James H | Electromagnetic Shielding Structures for Selectively Shielding Components on a Substrate |
| US20130257659A1 (en) * | 2012-03-30 | 2013-10-03 | Dean F. Darnell | Antenna Having Flexible Feed Structure with Components |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5315241A (en) | 1991-09-18 | 1994-05-24 | Sgs-Thomson Microelectronics, Inc. | Method for testing integrated circuits |
| US6124716A (en) | 1996-11-05 | 2000-09-26 | Yazaki Corporation | Circuit continuity test apparatus |
| US6030254A (en) | 1998-05-01 | 2000-02-29 | Hewlett-Packard Company | Edge connector interposing probe |
| KR20040065274A (en) | 2001-12-14 | 2004-07-21 | 인테스트 아이피 코포레이션 | Flexible interface for a test head |
| US7863918B2 (en) | 2007-11-13 | 2011-01-04 | International Business Machines Corporation | Disposable built-in self-test devices, systems and methods for testing three dimensional integrated circuits |
| US8058888B2 (en) | 2009-10-13 | 2011-11-15 | Nanya Technology Corporation | Test apparatus for electronic device package and method for testing electronic device package |
| US8536875B2 (en) | 2009-10-28 | 2013-09-17 | Infinitum Solutions, Inc. | Testing flex and APFA assemblies for hard disk drives |
| US20150344973A1 (en) | 2012-04-23 | 2015-12-03 | Pathogenica, Inc. | Method and System for Detection of an Organism |
-
2014
- 2014-01-27 US US14/164,769 patent/US9618564B2/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4922190A (en) * | 1988-02-29 | 1990-05-01 | Siemens Aktiengesellschaft | Adaptor device for an arrangement for testing printed-circuit boards |
| US20080048639A1 (en) * | 2006-08-22 | 2008-02-28 | Albert Sutono | Probing high-frequency signals |
| US20080233769A1 (en) * | 2007-03-20 | 2008-09-25 | Sanjeev Grover | Right Angle Connection System for ATE Interface |
| US20120052697A1 (en) * | 2010-08-27 | 2012-03-01 | Cheng Uei Precision Industry Co., Ltd. | Electrical connector |
| US20120320558A1 (en) * | 2011-06-09 | 2012-12-20 | Foster James H | Electromagnetic Shielding Structures for Selectively Shielding Components on a Substrate |
| US20130257659A1 (en) * | 2012-03-30 | 2013-10-03 | Dean F. Darnell | Antenna Having Flexible Feed Structure with Components |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20160205782A1 (en) * | 2015-01-12 | 2016-07-14 | Nan Ya Pcb Corporation | Printed circuit board and method for fabricating the same |
| US20160356840A1 (en) * | 2015-06-02 | 2016-12-08 | Boe Technology Group Co., Ltd. | Flexible Printed Circuit and Detecting Device, Detecting Method and Display Device Thereof |
| US9949367B2 (en) * | 2015-06-02 | 2018-04-17 | Boe Technology Group Co., Ltd. | Flexible printed circuit and detecting device, detecting method and display device thereof |
| US10237657B2 (en) | 2016-09-02 | 2019-03-19 | Apple Inc. | Wireless headset antennas |
| EP3982134A1 (en) * | 2020-10-12 | 2022-04-13 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Automated quality testing of component carrier structure after removing material |
| EP3982135A1 (en) * | 2020-10-12 | 2022-04-13 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Test target defect identification and evaluation for assessing quality of component carrier structure |
| EP3982133A1 (en) * | 2020-10-12 | 2022-04-13 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Progress control of material removal from component carrier structure during quality test |
| WO2022078887A1 (en) * | 2020-10-12 | 2022-04-21 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Test target defect identification and evaluation for assessing quality of component carrier structure |
| WO2022078890A1 (en) * | 2020-10-12 | 2022-04-21 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Progress control of material removal from component carrier structure during quality test |
| WO2022078888A1 (en) * | 2020-10-12 | 2022-04-21 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Automated quality testing of component carrier structure after removing material |
| EP4501797A1 (en) * | 2023-08-01 | 2025-02-05 | Goodrich Lighting Systems GmbH & Co. KG | Aircraft light, aircraft comprising an aircraft light, method of assembling an aircraft light, and method of manufacturing a sensor cap for an aircraft light |
| US12449116B2 (en) | 2023-08-01 | 2025-10-21 | Goodrich Lighting Systems GmbH & Co. KG | Aircraft light, aircraft comprising an aircraft light, method of assembling an aircraft light, and method of manufacturing a sensor cap for an aircraft light |
Also Published As
| Publication number | Publication date |
|---|---|
| US9618564B2 (en) | 2017-04-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9618564B2 (en) | Printed circuits with sacrificial test structures | |
| CN101529586B (en) | Method of packaging a semiconductor device and a prefabricated connector | |
| JP7018015B2 (en) | Circuit board structure and equipment interface board | |
| JP2010510665A (en) | Method for packaging a device using a dielectric layer | |
| KR102677699B1 (en) | Impedance controlled metallized plastic socket | |
| TWI430411B (en) | Stacked guard structures | |
| US9869697B2 (en) | Wiring substrate with filled vias to accommodate custom terminals | |
| JP2013206707A (en) | Mounting adaptor, printed circuit board and manufacturing method therefor | |
| US7842611B2 (en) | Substrate and manufacturing method of the same | |
| CN103125151A (en) | Method for manufacturing component-embedded substrate and component-embedded substrate using the method | |
| CN106206338A (en) | Printed circuit board (PCB) and method of testing thereof and the method manufacturing semiconductor packages | |
| US7832097B1 (en) | Shielded trace structure and fabrication method | |
| US11002760B1 (en) | High isolation housing for testing integrated circuits | |
| CN205789956U (en) | Integrated circuit package body | |
| US7269029B2 (en) | Rapid fire test board | |
| JP5776230B2 (en) | Electrical inspection method for flip chip package substrate | |
| US20110240347A1 (en) | Controlled-impedance electronic board vias, method of forming the same, and unitized pcb incorporating the same | |
| EP3346809A1 (en) | Electronic circuit module and method for testing electronic circuit module | |
| CN121172016A (en) | Packaging structure, circuit board, and packaging structure fabrication method | |
| CN107731698B (en) | Integrated circuit package, package substrate and manufacturing method thereof | |
| KR20250049658A (en) | Semiconductor package and manufacturing method thereof | |
| KR101829327B1 (en) | Connecting device between test board and semiconductor chip | |
| CN103426867A (en) | Conformal shielding and packaging assembly | |
| JP2017130599A (en) | Wiring board |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: APPLE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAYO, SEAN A.;PENNATHUR, SHANKAR S.;REEL/FRAME:032052/0446 Effective date: 20140122 |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |