US20140225272A1 - Embedded electronic device package structure - Google Patents
Embedded electronic device package structure Download PDFInfo
- Publication number
- US20140225272A1 US20140225272A1 US13/762,385 US201313762385A US2014225272A1 US 20140225272 A1 US20140225272 A1 US 20140225272A1 US 201313762385 A US201313762385 A US 201313762385A US 2014225272 A1 US2014225272 A1 US 2014225272A1
- Authority
- US
- United States
- Prior art keywords
- electronic device
- dielectric layer
- conductive
- package structure
- device package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H10W42/20—
-
- H10W42/276—
-
- H10W70/09—
-
- H10W74/121—
-
- H10W70/093—
-
- H10W70/682—
-
- H10W72/9413—
Definitions
- the present invention relates to a package structure, in particular, to an embedded electronic device package structure.
- Electromagnetic emission may radiate from a source semiconductor device and emit into a neighboring semiconductor device. If the electromagnetic emission emitting toward the neighboring semiconductor device is strong enough, the electromagnetic emission may affect operation of the (neighboring) semiconductor device. This phenomenon sometimes is called electromagnetic interference (EMI).
- EMI electromagnetic interference
- One way to diminish the electromagnetic interference is to shield one set of the semiconductor devices in the semiconductor device package.
- shielding effect is achieved.
- the electromagnetic emission radiates from the inside of the package structure toward the inner surface of the casing, at least part of the electromagnetic emission is shorted, so as to diminish the strength of the electromagnetic emission which is capable of penetrating the casing and affecting the operation of the neighboring semiconductor devices.
- the electromagnetic emission radiates from the neighboring semiconductor devices toward the outer surface of the casing, the similar shorted situation happens, so as to diminish the electromagnetic interference affecting the semiconductor devices in the package structure.
- the conductive casing may diminish the electromagnetic interference, there are a lot of disadvantages in using the conductive casing, for example, the casing generally is fixed at the outside of the semiconductor device package by adhesive paste, and because the stickiness of the adhesive paste may decrease due to temperature, humidity and other environmental factors, the casing may easily peel off or fall off.
- the size and the shape of the casing need to correspond to the size and the shape of the package structure, thus, different sizes and shapes of semiconductor device packages need to go with different casings to contain different package structures. This would further increase production cost and time.
- the casing covering the outside of the semiconductor device would increase the volume of the package structure, so the package volume may not be effectively decreased, and this type of casing may not be applied to embedded electronic device package structure with higher package density, which is against the market demands for light, thin, short, small, high density, and function-integrated electronic products.
- the present invention is directed to an embedded electronic device package structure, which the volume thereof is small and has the function electromagnetic shielding.
- the present invention provides an embedded electronic device package structure including a core layer, an electronic device, a first dielectric layer, a second dielectric layer and a plurality of conductive vias.
- the core layer has a cavity, a first surface and a second surface opposite to the first surface.
- the electronic device is disposed in the cavity.
- the first dielectric layer disposed on the first surface is filled in the cavity, and covers one side of the electronic device.
- the first dielectric layer is filled in part of the cavity.
- the second dielectric layer disposed on the second surface is filled in the cavity, and covers another side of the electronic device.
- the second dielectric layer is connected with the first dielectric layer.
- the first dielectric layer and the second dielectric layer fully cover the electronic device.
- the conductive vias are disposed around the surrounding of the electronic device and penetrates through the first dielectric layer, the second dielectric layer and the core layer. The conductive vias respectively connect the first dielectric layer and the second dielectric layer.
- the conductive vias include plated through holes (PTH).
- each of the conductive vias includes a first conductive via and a plurality of second conductive vias.
- the first conductive via penetrates through the core layer.
- the second conductive vias respectively connect from two opposing ends of the first conductive via to the first dielectric layer and the second dielectric layer.
- the embedded electronic device package structure further includes a plurality of conductive layers respectively filled in the conductive vias.
- the embedded electronic device package structure further includes a plurality of conductive layers respectively covering the inner surface of the conductive vias.
- the first conductive via includes plated through hole.
- the first conductive via includes laser through hole.
- the embedded electronic device package structure further includes a plurality of conductive poles.
- the electronic device further includes a plurality of pads facing the first dielectric layer.
- the conductive poles respectively connect from the pads to the first dielectric layer.
- the conductive poles include laser vias.
- the embedded electronic device package structure further includes an adhesive layer filled between the pads.
- the conductive vias penetrate through the first dielectric layer and the second dielectric layer and are disposed around the electronic device embedded in the first dielectric layer and the second dielectric layer.
- the inner surface of each conductive via is covered with metal conductive layer, such that the conductive vias not only are the paths of electrical connection, but also provides the electronic device with the function of electromagnetic shielding.
- the embedded electronic device package structure of the present invention takes advantage of the existing space and structure in the package structure, such that no extra shielding cover is needed to be disposed in the embedded electronic device package structure to provide the electronic device with the function of electromagnetic shielding. Therefore, the present invention not only decreases the package volume, simplifies the manufacturing process, but also saves the production cost of the shielding casing.
- FIG. 1 is a schematic cross-sectional view of an embedded electronic device package structure according to an embodiment of the present invention.
- FIG. 2 is a schematic top view of the embedded electronic device package structure in FIG. 1 .
- FIG. 3 is a schematic cross-sectional view of an embedded electronic device package structure according to another embodiment of the present invention.
- FIG. 4 is a schematic cross-sectional view of an embedded electronic device package structure according to another embodiment of the present invention.
- FIG. 1 is a schematic cross-sectional view of an embedded electronic device package structure according to an embodiment of the present invention.
- FIG. 2 is a schematic top view of the embedded electronic device package structure in FIG. 1 .
- the embedded electronic device package structure 100 includes a core layer 130 , an electronic device 120 , a first dielectric layer 112 , a second dielectric layer 114 and a plurality of conductive vias 140 .
- the core layer 130 has a cavity 136 , a first surface 132 and a second surface 134 opposite to the first surface 132 .
- the electronic device 120 is disposed in the cavity 136 of the core layer 130 .
- the first dielectric layer 112 and the second dielectric layer 114 are respectively pressed onto the top surfaces and the bottom surfaces of the electronic device 120 and the core layer 130 from the top and the bottom, such that the electronic device 120 and the core layer 130 are covered by the first dielectric layer 112 and the second dielectric layer 114 .
- the electronic device 120 is, for example, a chip.
- the embedded electronic device package structure 100 further includes a plurality of conductive poles 160 .
- the electronic device 120 further includes a plurality of pads 122 , wherein the pads 122 facing the first dielectric layer 112 .
- the conductive poles 160 respectively connect from the pads 122 to the first dielectric layer 112 .
- the conductive poles 160 are formed as laser vias by, for example, laser drilling, and then conductive material is filled in the laser vias by, for example, electroplating, so as to enable the pads 122 of the electronic device 120 to be electrically connected to the outer surface of the first dielectric layer 112 .
- the embedded electronic device package structure 100 further includes an adhesive layer 170 filled between the pads 122 .
- the conductive vias 140 are, as shown in FIG. 2 , respectively disposed around the surrounding of the electronic device 120 , and penetrate through the first dielectric layer 112 , the second dielectric layer 114 and the core layer 130 surrounding the electronic device 120 .
- Each of the conductive vias 140 connects the first dielectric layer 112 and the second dielectric layer 114 .
- the embedded electronic device package structure 100 further includes a plurality of conductive layers 150 respectively covering the inner surfaces of the conductive vias 140 , so as to electrically connect the first dielectric layer 112 and the second dielectric layer 114 .
- the conductive vias 140 are, for example, plated through holes, which mean the conductive vias 140 are through holes, and the conductive layers 150 are respectively formed on the inner walls of the conductive vias 140 by electroplating.
- the embedded electronic device package structure 100 of the present invention is capable of having the conductive vias 140 , as shown in FIG. 2 , penetrating through the dielectric layers 112 , 114 , also, the conductive vias 140 are disposed around the surrounding of the electronic device 120 embedded in the dielectric layers 112 , 114 , and the inner walls of the conductive vias 140 are covered by metal layers, such that the conductive vias 140 not only are the paths of electrically connection, but also provide the electronic device 120 with electromagnetic shielding. Therefore, the embedded electronic device package structure 100 of the present invention takes advantage of the existing space and structure in the package structure, such no extra shielding cover is needed to be disposed in the embedded electronic device package structure 100 to provide the electronic device 120 with the function of electromagnetic shielding.
- FIG. 3 is a schematic cross-sectional view of an embedded electronic device package structure according to another embodiment of the present invention. It is noted that the embodiment illustrated in FIG. 3 uses the same reference numerals and partial content of the previous embodiment. The same reference numerals represent similar components, and repeated description is omitted. Those not described in the following embodiment can be referred to in the above embodiment.
- each of the conductive vias 140 a of the embedded electronic device package structure 100 a in the present embodiment includes a first conductive via 140 and a plurality of second conductive vias 144 .
- the first conductive via 142 penetrates through the core layer 130 .
- the second conductive vias 144 respectively penetrate through the first dielectric layer 112 and the second dielectric layer 114 , so as to respectively connect from two opposing ends of the first conductive via 142 to the outer surfaces of the first dielectric layer 112 and the second dielectric layer 114 to electrically connect the first dielectric layer 112 and the second dielectric layer 114 .
- the first conductive via 142 is, for example, plated through hole penetrating the core layer 130 , which means the first conductive via 142 is a through hole, and metal conductive layer is respectively formed on the inner wall of the first conductive via 142 by electroplating.
- the second conductive vias 144 are formed as laser vias connecting the first conductive via 142 by, for example, laser drilling, and then metal conductive material is filled in the laser vias by, for example, electroplating, so as to respectively connect from the two opposing ends of the first conductive via 142 to the first surface 112 and the second surface 114 .
- patterned conductive layers 146 may further be disposed on the two opposing ends of the first conductive via 142 to extending the electrically conductive range, such that the second conductive vias 144 only have to connect to the patterned conductive layers 146 to be electrically connected to the first conductive via 142 through the patterned conductive layers 146 , so as to increase the disposition flexibility of the second conductive vias 144 and the tolerance for alignment errors occurring in manufacture processes.
- the present embodiment adopts the conductive vias including the first conductive via 142 penetrating the core layer 130 and the second conductive vias 144 respectively connecting from two opposing ends of the first conductive via 142 to the outer surfaces of the first dielectric layer 112 and the second dielectric layer 114 , and makes the conductive vias 142 , 144 disposed around the surrounding of the electronic device 120 to electrically connect the first dielectric layer 112 and the second dielectric layer 114 .
- the present embodiment further uses the metal conductive material in the conductive vias 142 , 144 to provide the electronic device 120 with the function of electromagnetic shielding.
- the present embodiment adopts the conductive vias 142 , 144 designed to be the paths of electrical connection in the embedded electronic device package structure 100 a to provide the electronic device 120 with electromagnetic shielding. Accordingly, the embedded electronic device package structure 100 a takes advantage of the existing space and structure in the package structure, such that no extra shielding cover is needed to be disposed in the embedded electronic device package structure 100 a to provide the electronic device 120 with the function of electromagnetic shielding.
- FIG. 4 is a schematic cross-sectional view of an embedded electronic device package structure according to another embodiment of the present invention. It is noted that the embodiment illustrated in FIG. 4 uses the same reference numerals and partial content of the previous embodiment illustrated in FIG. 3 . The same reference numerals represent similar components, and repeated description is omitted. Those not described in the following embodiment can be referred to in the above embodiment.
- each of the conductive vias 140 b of the embedded electronic device package structure 100 b in the present embodiment includes a first conductive via 148 and a plurality of second conductive vias 144 .
- the first conductive via 148 penetrates through the core layer 130 .
- the first conductive via 148 are formed as two laser vias respectively on a top side and a bottom side of the core layer by, for example, laser drilling
- the two laser vias are connected to each other and together penetrate the core layer 130 , and then metal conductive material is filled in the first conductive via 148 described above by, for example, electroplating.
- the second conductive vias 144 are formed as laser vias connecting the first conductive via 148 by, for example, laser drilling, and then metal conductive material is filled in the laser vias by, for example, electroplating, so as to respectively connect from the two opposing ends of the first conductive via 148 to the outer surfaces of the first dielectric layer 112 and the second dielectric layer 114 , thus, the first dielectric layer 112 is electrically connected to the second dielectric layer 114 .
- the above-mentioned embodiments are merely exemplary, and the present invention is not limited thereto. It will be apparent to one of the ordinary skill in the art that modifications to the described embodiment may be made without departing from the spirit of the invention. Any embedded electronic device package structure that uses the conductive vias therein, which penetrates the package structure and are disposed around the electronic device, to provide the electronic device with electromagnetic shielding would fall within the scope of the invention.
- the conductive vias penetrate through the first dielectric layer and the second dielectric layer and are disposed around the electronic device embedded in the first dielectric layer and the second dielectric layer.
- the inner surface of each conductive via is covered with metal conductive layer, such that the conductive vias not only are the path of electrical connection, but also provides the electronic device with the function of electromagnetic shielding.
- the embedded electronic device package structure of the present invention takes advantage of the existing space and structure in the package structure, such that no extra shielding cover is needed to be disposed in the embedded electronic device package structure to provide the electronic device with the function of electromagnetic shielding. Therefore, the present invention not only decreases the package volume, simplifies the manufacturing process, but also saves the production cost of the shielding casing.
Landscapes
- Physics & Mathematics (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a package structure, in particular, to an embedded electronic device package structure.
- 2. Description of Related Art
- The complication of semiconductor devices has been increased, and at least part of the reasons is user's demands for increasing processing speed and decreasing the sizes of the devices. Although the advantages of increasing processing speed and decreasing sizes of the devices are significant, they also cause property problems of the semiconductor device. In particular, higher clock speed may increase the frequency of converting signal level, such that the strength of electromagnetic emission with higher frequency or shorter wavelength is increased. Electromagnetic emission may radiate from a source semiconductor device and emit into a neighboring semiconductor device. If the electromagnetic emission emitting toward the neighboring semiconductor device is strong enough, the electromagnetic emission may affect operation of the (neighboring) semiconductor device. This phenomenon sometimes is called electromagnetic interference (EMI). Semiconductor devices with smaller sizes suffer from EMI issue more seriously, because the semiconductor devices (with smaller sizes) are disposed in an electronic system with higher density, such that the neighboring semiconductor devices receive stronger and unwanted electromagnetic emission.
- One way to diminish the electromagnetic interference is to shield one set of the semiconductor devices in the semiconductor device package. In particular, by disposing grounding conductive casing or conductive housing at the outside of the package structure, shielding effect is achieved. When the electromagnetic emission radiates from the inside of the package structure toward the inner surface of the casing, at least part of the electromagnetic emission is shorted, so as to diminish the strength of the electromagnetic emission which is capable of penetrating the casing and affecting the operation of the neighboring semiconductor devices. Similarly, when the electromagnetic emission radiates from the neighboring semiconductor devices toward the outer surface of the casing, the similar shorted situation happens, so as to diminish the electromagnetic interference affecting the semiconductor devices in the package structure.
- However, even though the conductive casing may diminish the electromagnetic interference, there are a lot of disadvantages in using the conductive casing, for example, the casing generally is fixed at the outside of the semiconductor device package by adhesive paste, and because the stickiness of the adhesive paste may decrease due to temperature, humidity and other environmental factors, the casing may easily peel off or fall off. Moreover, the size and the shape of the casing need to correspond to the size and the shape of the package structure, thus, different sizes and shapes of semiconductor device packages need to go with different casings to contain different package structures. This would further increase production cost and time. More importantly, the casing covering the outside of the semiconductor device would increase the volume of the package structure, so the package volume may not be effectively decreased, and this type of casing may not be applied to embedded electronic device package structure with higher package density, which is against the market demands for light, thin, short, small, high density, and function-integrated electronic products.
- The present invention is directed to an embedded electronic device package structure, which the volume thereof is small and has the function electromagnetic shielding.
- The present invention provides an embedded electronic device package structure including a core layer, an electronic device, a first dielectric layer, a second dielectric layer and a plurality of conductive vias. The core layer has a cavity, a first surface and a second surface opposite to the first surface. The electronic device is disposed in the cavity. The first dielectric layer disposed on the first surface is filled in the cavity, and covers one side of the electronic device. The first dielectric layer is filled in part of the cavity. The second dielectric layer disposed on the second surface is filled in the cavity, and covers another side of the electronic device. The second dielectric layer is connected with the first dielectric layer. The first dielectric layer and the second dielectric layer fully cover the electronic device. The conductive vias are disposed around the surrounding of the electronic device and penetrates through the first dielectric layer, the second dielectric layer and the core layer. The conductive vias respectively connect the first dielectric layer and the second dielectric layer.
- According to an embodiment of the present invention, the conductive vias include plated through holes (PTH).
- According to an embodiment of the present invention, each of the conductive vias includes a first conductive via and a plurality of second conductive vias. The first conductive via penetrates through the core layer. The second conductive vias respectively connect from two opposing ends of the first conductive via to the first dielectric layer and the second dielectric layer.
- According to an embodiment of the present invention, the embedded electronic device package structure further includes a plurality of conductive layers respectively filled in the conductive vias.
- According to an embodiment of the present invention, the embedded electronic device package structure further includes a plurality of conductive layers respectively covering the inner surface of the conductive vias.
- According to an embodiment of the present invention, the first conductive via includes plated through hole.
- According to an embodiment of the present invention, the first conductive via includes laser through hole.
- According to an embodiment of the present invention, the embedded electronic device package structure further includes a plurality of conductive poles. The electronic device further includes a plurality of pads facing the first dielectric layer. The conductive poles respectively connect from the pads to the first dielectric layer.
- According to an embodiment of the present invention, the conductive poles include laser vias.
- According to an embodiment of the present invention, the embedded electronic device package structure further includes an adhesive layer filled between the pads.
- Based on the description above, in the embedded electronic device package structure of the present invention, the conductive vias penetrate through the first dielectric layer and the second dielectric layer and are disposed around the electronic device embedded in the first dielectric layer and the second dielectric layer. The inner surface of each conductive via is covered with metal conductive layer, such that the conductive vias not only are the paths of electrical connection, but also provides the electronic device with the function of electromagnetic shielding. Accordingly, the embedded electronic device package structure of the present invention takes advantage of the existing space and structure in the package structure, such that no extra shielding cover is needed to be disposed in the embedded electronic device package structure to provide the electronic device with the function of electromagnetic shielding. Therefore, the present invention not only decreases the package volume, simplifies the manufacturing process, but also saves the production cost of the shielding casing.
- In order to make the aforementioned and other features and advantages of the invention more comprehensible, embodiments accompanying figures are described in detail below.
-
FIG. 1 is a schematic cross-sectional view of an embedded electronic device package structure according to an embodiment of the present invention. -
FIG. 2 is a schematic top view of the embedded electronic device package structure inFIG. 1 . -
FIG. 3 is a schematic cross-sectional view of an embedded electronic device package structure according to another embodiment of the present invention. -
FIG. 4 is a schematic cross-sectional view of an embedded electronic device package structure according to another embodiment of the present invention. -
FIG. 1 is a schematic cross-sectional view of an embedded electronic device package structure according to an embodiment of the present invention.FIG. 2 is a schematic top view of the embedded electronic device package structure inFIG. 1 . Referring to bothFIG. 1 andFIG. 2 , the embedded electronicdevice package structure 100 includes acore layer 130, anelectronic device 120, a firstdielectric layer 112, a seconddielectric layer 114 and a plurality ofconductive vias 140. Thecore layer 130 has acavity 136, afirst surface 132 and asecond surface 134 opposite to thefirst surface 132. Theelectronic device 120 is disposed in thecavity 136 of thecore layer 130. The firstdielectric layer 112 and the seconddielectric layer 114 are respectively pressed onto the top surfaces and the bottom surfaces of theelectronic device 120 and thecore layer 130 from the top and the bottom, such that theelectronic device 120 and thecore layer 130 are covered by the firstdielectric layer 112 and the seconddielectric layer 114. In the present embodiment, theelectronic device 120 is, for example, a chip. The embedded electronicdevice package structure 100 further includes a plurality ofconductive poles 160. Theelectronic device 120 further includes a plurality ofpads 122, wherein thepads 122 facing thefirst dielectric layer 112. Theconductive poles 160 respectively connect from thepads 122 to thefirst dielectric layer 112. Theconductive poles 160 are formed as laser vias by, for example, laser drilling, and then conductive material is filled in the laser vias by, for example, electroplating, so as to enable thepads 122 of theelectronic device 120 to be electrically connected to the outer surface of thefirst dielectric layer 112. Furthermore, in the present embodiment, the embedded electronicdevice package structure 100 further includes anadhesive layer 170 filled between thepads 122. - Accordingly, the
conductive vias 140 are, as shown inFIG. 2 , respectively disposed around the surrounding of theelectronic device 120, and penetrate through thefirst dielectric layer 112, thesecond dielectric layer 114 and thecore layer 130 surrounding theelectronic device 120. Each of theconductive vias 140 connects thefirst dielectric layer 112 and thesecond dielectric layer 114. In the present embodiment, the embedded electronicdevice package structure 100 further includes a plurality ofconductive layers 150 respectively covering the inner surfaces of theconductive vias 140, so as to electrically connect thefirst dielectric layer 112 and thesecond dielectric layer 114. Theconductive vias 140 are, for example, plated through holes, which mean theconductive vias 140 are through holes, and theconductive layers 150 are respectively formed on the inner walls of theconductive vias 140 by electroplating. - As the disposition described above, the embedded electronic
device package structure 100 of the present invention is capable of having theconductive vias 140, as shown inFIG. 2 , penetrating through the 112, 114, also, thedielectric layers conductive vias 140 are disposed around the surrounding of theelectronic device 120 embedded in the 112, 114, and the inner walls of thedielectric layers conductive vias 140 are covered by metal layers, such that theconductive vias 140 not only are the paths of electrically connection, but also provide theelectronic device 120 with electromagnetic shielding. Therefore, the embedded electronicdevice package structure 100 of the present invention takes advantage of the existing space and structure in the package structure, such no extra shielding cover is needed to be disposed in the embedded electronicdevice package structure 100 to provide theelectronic device 120 with the function of electromagnetic shielding. -
FIG. 3 is a schematic cross-sectional view of an embedded electronic device package structure according to another embodiment of the present invention. It is noted that the embodiment illustrated inFIG. 3 uses the same reference numerals and partial content of the previous embodiment. The same reference numerals represent similar components, and repeated description is omitted. Those not described in the following embodiment can be referred to in the above embodiment. Referring toFIG. 3 , each of theconductive vias 140 a of the embedded electronicdevice package structure 100 a in the present embodiment includes a first conductive via 140 and a plurality of secondconductive vias 144. The first conductive via 142 penetrates through thecore layer 130. The secondconductive vias 144 respectively penetrate through thefirst dielectric layer 112 and thesecond dielectric layer 114, so as to respectively connect from two opposing ends of the first conductive via 142 to the outer surfaces of thefirst dielectric layer 112 and thesecond dielectric layer 114 to electrically connect thefirst dielectric layer 112 and thesecond dielectric layer 114. In the present embodiment, the first conductive via 142 is, for example, plated through hole penetrating thecore layer 130, which means the first conductive via 142 is a through hole, and metal conductive layer is respectively formed on the inner wall of the first conductive via 142 by electroplating. The secondconductive vias 144 are formed as laser vias connecting the first conductive via 142 by, for example, laser drilling, and then metal conductive material is filled in the laser vias by, for example, electroplating, so as to respectively connect from the two opposing ends of the first conductive via 142 to thefirst surface 112 and thesecond surface 114. Moreover, in the present embodiment, patterned conductive layers 146 may further be disposed on the two opposing ends of the first conductive via 142 to extending the electrically conductive range, such that the secondconductive vias 144 only have to connect to the patterned conductive layers 146 to be electrically connected to the first conductive via 142 through the patterned conductive layers 146, so as to increase the disposition flexibility of the secondconductive vias 144 and the tolerance for alignment errors occurring in manufacture processes. - As the disposition described above, the present embodiment adopts the conductive vias including the first conductive via 142 penetrating the
core layer 130 and the secondconductive vias 144 respectively connecting from two opposing ends of the first conductive via 142 to the outer surfaces of thefirst dielectric layer 112 and thesecond dielectric layer 114, and makes the 142, 144 disposed around the surrounding of theconductive vias electronic device 120 to electrically connect thefirst dielectric layer 112 and thesecond dielectric layer 114. The present embodiment further uses the metal conductive material in the 142, 144 to provide theconductive vias electronic device 120 with the function of electromagnetic shielding. Therefore, the present embodiment adopts the 142, 144 designed to be the paths of electrical connection in the embedded electronicconductive vias device package structure 100 a to provide theelectronic device 120 with electromagnetic shielding. Accordingly, the embedded electronicdevice package structure 100 a takes advantage of the existing space and structure in the package structure, such that no extra shielding cover is needed to be disposed in the embedded electronicdevice package structure 100 a to provide theelectronic device 120 with the function of electromagnetic shielding. -
FIG. 4 is a schematic cross-sectional view of an embedded electronic device package structure according to another embodiment of the present invention. It is noted that the embodiment illustrated inFIG. 4 uses the same reference numerals and partial content of the previous embodiment illustrated inFIG. 3 . The same reference numerals represent similar components, and repeated description is omitted. Those not described in the following embodiment can be referred to in the above embodiment. Referring toFIG. 4 , each of theconductive vias 140 b of the embedded electronicdevice package structure 100 b in the present embodiment includes a first conductive via 148 and a plurality of secondconductive vias 144. The first conductive via 148 penetrates through thecore layer 130. However, in the present embodiment, the first conductive via 148 are formed as two laser vias respectively on a top side and a bottom side of the core layer by, for example, laser drilling The two laser vias are connected to each other and together penetrate thecore layer 130, and then metal conductive material is filled in the first conductive via 148 described above by, for example, electroplating. The secondconductive vias 144 are formed as laser vias connecting the first conductive via 148 by, for example, laser drilling, and then metal conductive material is filled in the laser vias by, for example, electroplating, so as to respectively connect from the two opposing ends of the first conductive via 148 to the outer surfaces of thefirst dielectric layer 112 and thesecond dielectric layer 114, thus, thefirst dielectric layer 112 is electrically connected to thesecond dielectric layer 114. It is noted that the above-mentioned embodiments are merely exemplary, and the present invention is not limited thereto. It will be apparent to one of the ordinary skill in the art that modifications to the described embodiment may be made without departing from the spirit of the invention. Any embedded electronic device package structure that uses the conductive vias therein, which penetrates the package structure and are disposed around the electronic device, to provide the electronic device with electromagnetic shielding would fall within the scope of the invention. - Based on the description above, in the embedded electronic device package structure of the present invention, the conductive vias penetrate through the first dielectric layer and the second dielectric layer and are disposed around the electronic device embedded in the first dielectric layer and the second dielectric layer. The inner surface of each conductive via is covered with metal conductive layer, such that the conductive vias not only are the path of electrical connection, but also provides the electronic device with the function of electromagnetic shielding. Accordingly, the embedded electronic device package structure of the present invention takes advantage of the existing space and structure in the package structure, such that no extra shielding cover is needed to be disposed in the embedded electronic device package structure to provide the electronic device with the function of electromagnetic shielding. Therefore, the present invention not only decreases the package volume, simplifies the manufacturing process, but also saves the production cost of the shielding casing.
- Although the invention has been described with reference to the above embodiments, it will be apparent to one of the ordinary skill in the art that modifications to the described embodiment may be made without departing from the spirit of the invention. Accordingly, the scope of the invention will be defined by the attached claims not by the above detailed descriptions.
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/762,385 US8803310B1 (en) | 2013-02-08 | 2013-02-08 | Embedded electronic device package structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/762,385 US8803310B1 (en) | 2013-02-08 | 2013-02-08 | Embedded electronic device package structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US8803310B1 US8803310B1 (en) | 2014-08-12 |
| US20140225272A1 true US20140225272A1 (en) | 2014-08-14 |
Family
ID=51267275
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US13/762,385 Expired - Fee Related US8803310B1 (en) | 2013-02-08 | 2013-02-08 | Embedded electronic device package structure |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US8803310B1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110783318A (en) * | 2019-10-28 | 2020-02-11 | 歌尔股份有限公司 | A sensor package structure and electronic device |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9653322B2 (en) * | 2014-06-23 | 2017-05-16 | Infineon Technologies Austria Ag | Method for fabricating a semiconductor package |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6400573B1 (en) * | 1993-02-09 | 2002-06-04 | Texas Instruments Incorporated | Multi-chip integrated circuit module |
| CN101232778B (en) * | 1999-09-02 | 2011-12-28 | 揖斐电株式会社 | Printed circuit board |
| US6586822B1 (en) * | 2000-09-08 | 2003-07-01 | Intel Corporation | Integrated core microelectronic package |
| JP3926141B2 (en) * | 2000-12-27 | 2007-06-06 | 日本特殊陶業株式会社 | Wiring board |
| JP2002290030A (en) * | 2001-03-23 | 2002-10-04 | Ngk Spark Plug Co Ltd | Wiring board |
| US6506633B1 (en) * | 2002-02-15 | 2003-01-14 | Unimicron Technology Corp. | Method of fabricating a multi-chip module package |
| TWI221330B (en) * | 2003-08-28 | 2004-09-21 | Phoenix Prec Technology Corp | Method for fabricating thermally enhanced semiconductor device |
| KR100726240B1 (en) * | 2005-10-04 | 2007-06-11 | 삼성전기주식회사 | Electronic circuit board and manufacturing method |
| JP5100081B2 (en) * | 2006-10-20 | 2012-12-19 | 新光電気工業株式会社 | Electronic component-mounted multilayer wiring board and manufacturing method thereof |
| US8178963B2 (en) * | 2007-01-03 | 2012-05-15 | Advanced Chip Engineering Technology Inc. | Wafer level package with die receiving through-hole and method of the same |
| TW200841815A (en) | 2007-04-11 | 2008-10-16 | Compeq Mfg Co Ltd | System and method for applying an EMI shielding film on a rigid-flex PCB |
| JP5395360B2 (en) * | 2008-02-25 | 2014-01-22 | 新光電気工業株式会社 | Manufacturing method of electronic component built-in substrate |
| JPWO2009118950A1 (en) * | 2008-03-27 | 2011-07-21 | イビデン株式会社 | Manufacturing method of multilayer printed wiring board |
| TW201003870A (en) | 2008-07-11 | 2010-01-16 | Phoenix Prec Technology Corp | Printed circuit board having semiconductor component embeded therein and method of fabricating the same |
| TWI373109B (en) * | 2008-08-06 | 2012-09-21 | Unimicron Technology Corp | Package structure |
| US8654538B2 (en) * | 2010-03-30 | 2014-02-18 | Ibiden Co., Ltd. | Wiring board and method for manufacturing the same |
| US8614502B2 (en) * | 2011-08-03 | 2013-12-24 | Bridge Semiconductor Corporation | Three dimensional semiconductor assembly board with bump/flange supporting board, coreless build-up circuitry and built-in electronic device |
-
2013
- 2013-02-08 US US13/762,385 patent/US8803310B1/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110783318A (en) * | 2019-10-28 | 2020-02-11 | 歌尔股份有限公司 | A sensor package structure and electronic device |
Also Published As
| Publication number | Publication date |
|---|---|
| US8803310B1 (en) | 2014-08-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8736033B1 (en) | Embedded electronic device package structure | |
| JP6058144B2 (en) | High frequency module | |
| US20150043171A1 (en) | Circuit module | |
| JP5851439B2 (en) | High frequency semiconductor package | |
| US8766416B2 (en) | Semiconductor package and fabrication method thereof | |
| US20170154854A1 (en) | Anti-emi shielding package and method of making same | |
| US9018741B2 (en) | Semiconductor package and manufacturing method thereof | |
| US20150207216A1 (en) | Wireless module | |
| CN103889145B (en) | Circuit board and electronic assembly | |
| CN106576433A (en) | A printed circuit board | |
| US8803310B1 (en) | Embedded electronic device package structure | |
| US20150109068A1 (en) | Connection structure connecting high frequency circuit and waveguide and manufacturing method for same | |
| KR20120053473A (en) | Wiring board | |
| CN102709274B (en) | The electromagnetic interference shielding structure of ic substrate and its manufacture method | |
| CN102781207B (en) | Cover plate structure and manufacturing method thereof | |
| CN104576616B (en) | Module integrated circuit packaging structure and preparation method thereof | |
| CN106973483A (en) | Flexible PCB and preparation method thereof | |
| US20150016067A1 (en) | High frequency module and manufacturing method thereof | |
| CN108807285A (en) | Shell for high frequency chip | |
| TWI523186B (en) | Module integrated circuit package structure with electric shielding function and manufacturing method thereof | |
| CN103904062B (en) | Embedded electronic component packaging structure | |
| EP2405722A1 (en) | Signal transmission circuit and multilayer board | |
| TW201426949A (en) | Buried electronic component package structure | |
| CN104576617B (en) | Module integrated circuit packaging structure and manufacturing method thereof | |
| CN204118065U (en) | Adopt the profiling shielding construction of wire bonding |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: UNIMICRON TECHNOLOGY CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUO, YU-CHEN;CHENG, WEI-MING;SIGNING DATES FROM 20130108 TO 20130123;REEL/FRAME:029835/0272 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
| FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220812 |