US20130343287A1 - Method and apparatus for efficient operation of an enhanced dedicated channel - Google Patents
Method and apparatus for efficient operation of an enhanced dedicated channel Download PDFInfo
- Publication number
- US20130343287A1 US20130343287A1 US14/014,646 US201314014646A US2013343287A1 US 20130343287 A1 US20130343287 A1 US 20130343287A1 US 201314014646 A US201314014646 A US 201314014646A US 2013343287 A1 US2013343287 A1 US 2013343287A1
- Authority
- US
- United States
- Prior art keywords
- mac
- pdus
- layer
- grant
- pdu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 33
- 238000012545 processing Methods 0.000 claims abstract description 57
- 238000003379 elimination reaction Methods 0.000 claims abstract description 9
- 238000011084 recovery Methods 0.000 claims abstract description 9
- 230000008030 elimination Effects 0.000 claims abstract description 7
- 230000005540 biological transmission Effects 0.000 claims description 24
- 230000008569 process Effects 0.000 claims description 17
- 230000004044 response Effects 0.000 claims description 7
- 230000015654 memory Effects 0.000 description 16
- 238000010586 diagram Methods 0.000 description 10
- 230000011664 signaling Effects 0.000 description 9
- 238000004891 communication Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 230000001960 triggered effect Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000013467 fragmentation Methods 0.000 description 2
- 238000006062 fragmentation reaction Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000000638 solvent extraction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H04W72/0406—
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W72/00—Local resource management
- H04W72/20—Control channels or signalling for resource management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
- H04L1/1829—Arrangements specially adapted for the receiver end
- H04L1/1854—Scheduling and prioritising arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
- H04L1/1867—Arrangements specially adapted for the transmitter end
- H04L1/1887—Scheduling and prioritising arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
- H04L1/1867—Arrangements specially adapted for the transmitter end
- H04L1/1896—ARQ related signaling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/003—Arrangements for allocating sub-channels of the transmission path
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/321—Interlayer communication protocols or service data unit [SDU] definitions; Interfaces between layers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/323—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the physical layer [OSI layer 1]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/0001—Systems modifying transmission characteristics according to link quality, e.g. power backoff
- H04L1/0006—Systems modifying transmission characteristics according to link quality, e.g. power backoff by adapting the transmission format
- H04L1/0007—Systems modifying transmission characteristics according to link quality, e.g. power backoff by adapting the transmission format by modifying the frame length
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
- H04L1/1812—Hybrid protocols; Hybrid automatic repeat request [HARQ]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. Transmission Power Control [TPC] or power classes
- H04W52/04—Transmission power control [TPC]
Definitions
- the present invention is related to a wireless communication system. More particularly, the present invention is related to a method and apparatus for efficient operation of an enhanced dedicated channel (E-DCH).
- E-DCH enhanced dedicated channel
- FIG. 1 is a block diagram of a conventional wireless communication system 100 configured in accordance with the present invention.
- the system 100 comprises a wireless transmit/receive unit (WTRU) 102 , a Node-B 104 and an RNC 106 .
- the RNC 106 controls overall enhanced uplink (EU) operation by configuring EU parameters for the Node-B 104 and the WTRU 102 such as initial transmit power level, maximum allowed EU transmit power or available channel resources per Node-B.
- EU enhanced uplink
- the WTRU 102 For E-DCH transmissions, the WTRU 102 sends a rate request to the Node-B 104 via the UL EU signaling channel 110 . In response, the Node-B 104 sends a rate grant to the WTRU 102 via the DL EU signaling channel 112 . After EU radio resources are allocated for the WTRU 102 , the WTRU 102 transmits E-DCH data via the E-DCH 108 . In response to the E-DCH transmissions, the Node-B 104 sends an acknowledgement (ACK) or non-acknowledgement (NACK) message for hybrid automatic repeat request (H-ARQ) operation via the DL EU signaling channel 112 . The Node-B 104 may also respond with rate grants to the WTRU 102 in response to E-DCH data transmissions.
- ACK acknowledgement
- NACK non-acknowledgement
- H-ARQ hybrid automatic repeat request
- FIG. 2 is a block diagram of conventional protocol architecture of the WTRU 102 .
- the protocol architecture of the WTRU 102 includes higher layers 202 , a radio link control (RLC) layer 204 , a medium access control (MAC) layer 206 and a physical layer (PHY) 208 .
- the MAC layer 206 includes a dedicated channel MAC (MAC-d) 210 and an E-DCH MAC (MAC-e/es) 212 .
- the MAC-e/es 212 handles all functions related to the transmission and reception of an E-DCH including, but not limited to, H-ARQ transmissions and retransmissions, priority of data, MAC-d/MAC-es multiplexing and transport format combination (TFC) selection.
- RLC radio link control
- MAC medium access control
- PHY physical layer
- One or more independent UL transmissions are processed on an E-DCH between a WTRU and a universal mobile telecommunication system (UMTS) terrestrial radio access network (UTRAN) within a common time interval.
- UMTS universal mobile telecommunication system
- UTRAN universal mobile telecommunication system
- One example of this would be a MAC layer H-ARQ or a simple MAC layer automatic repeat request (ARQ) operation, where each individual transmission may require a different number of retransmissions to be successfully received by the UTRAN. This operation may result in a loss of transmission sequence at the MAC layer.
- the transmission time interval (TTI) for the E-DCH is set to either 10 ms or 2 ms.
- TTI transmission time interval
- the operations of the E-DCH at the WTRU should be carefully designed to accommodate the required timing.
- Some embodiments provide a method for processing enhanced dedicated channel data in a wireless transmit/receive unit is described.
- An interrupt message is received at a medium access control (MAC) layer.
- the interrupt message is processed by the MAC layer, including at least one of: performing grant processing, on a condition that a grant is included in the interrupt message; obtaining buffer occupancy information; performing transport format combination recovery and elimination; generating a rate request; or multiplexing multiple protocol data units (PDUs) into a single MAC-e PDU.
- MAC medium access control
- Some embodiments provide a wireless transmit/receive unit for processing enhanced dedicated channel data, including a medium access control (MAC) layer.
- the MAC layer is configured to receive an interrupt message and process the interrupt message. Processing the interrupt message includes at least one of: performing grant processing, on a condition that a grant is included in the interrupt message; obtaining buffer occupancy information; performing transport format combination recovery and elimination; generating a rate request; or multiplexing multiple protocol data units (PDUs) into a single MAC-e PDU.
- PDUs protocol data units
- FIG. 1 is a block diagram of a conventional wireless communication system configured in accordance with the present invention
- FIG. 2 is a block diagram of conventional protocol architecture of a WTRU utilized in accordance with the present invention
- FIG. 3 is a block diagram of a WTRU including the PDU processor in accordance with the present invention.
- FIG. 4 is a signaling diagram of a process for efficient operation of an E-DCH in accordance with a first embodiment of the present invention.
- FIG. 5 is a signaling diagram of a process for efficient operation of an E-DCH in accordance with a second embodiment of the present invention.
- WTRU includes, but is not limited to, a user equipment, a mobile station, a fixed or mobile subscriber unit, a pager, or any other type of device capable of operating in a wireless environment.
- Node-B includes but is not limited to a base station, a site controller, an access point or any other type of interfacing device in a wireless environment.
- the present invention provides functional partitioning and interaction between software and hardware entities of E-DCH operations at the WTRU.
- the present invention is applicable to any type of wireless communication systems including, but not limited to, UMTS frequency division duplex (FDD), time division duplex (TDD) and time division synchronous code division multiple access (TD-SCDMA) systems.
- FDD frequency division duplex
- TDD time division duplex
- TD-SCDMA time division synchronous code division multiple access
- the features of the present invention may be incorporated into an integrated circuit (IC) or be configured in a circuit comprising a multitude of interconnecting components.
- IC integrated circuit
- a WTRU 102 may include an optional protocol data unit (PDU) processor 310 (i.e., protocol engine) for processing data.
- PDU protocol data unit
- FIG. 3 is a block diagram of the WTRU 102 including the PDU processor 310 in accordance with the present invention.
- the WTRU 102 includes a stack processor 302 , an L1 processor 304 , a stack memory 306 , an L1 memory 308 and a PDU processor 310 .
- the L1 processor 304 primarily executes physical layer software (mostly control processing and potentially some signal processing).
- the L1 processor 304 may also run certain MAC tasks, such as control related to H-ARQ for high speed downlink packet access (HSDPA) or high speed uplink packet access (HSUPA) and some RLC tasks.
- the stack processor 302 primarily runs the rest of the protocol stack operations.
- the stack processor 302 may also be used as an application processor.
- the stack processor 302 and the L1 processor 304 each have their own memory (the stack memory 306 and the L1 memory 308 , respectively). In a conventional implementation, a significant number of cycles are wasted for re-packaging data as the data is moved through the stack (e.g., concatenation and separation of PDUs, adding headers, ciphering, or the like).
- the PDU processor 310 runs parallel to the stack processor 302 and the L1 processor 304 .
- the PDU processor 310 is a programmable entity used primarily for moving data between L1 memory 308 and the stack memory 306 .
- the PDU processor 310 also performs data packet fragmentation/de-fragmentation, composition/de-composition and ciphering/de-ciphering as it moves the data.
- the PDU processor 310 may also be capable of building and interpreting the RLC and MAC PDU headers.
- the PDU processor 310 has specific instructions for manipulating incoming and outgoing bit streams. These instructions reduce the overhead of interpreting bit fields that make up headers or constructing a sequence of bit fields during the generation of headers.
- the PDU processor 310 builds MAC-e/es PDUs directly from a set of PDU descriptors.
- the PDU descriptors are a set of shared data structures that describe RLC PDUs and MAC-e/es PDUs (i.e., contents of data and PDU headers) in a software friendly format (e.g., byte/word accessible data for fast processing with no bit shifting).
- the PDU processor 310 builds the MAC-e/es PDU based on the PDU descriptors as the MAC-e/es PDU is written into a physical layer shared memory (i.e., L1 memory 308 ) for transmission.
- L1 memory 308 a physical layer shared memory
- FIG. 3 is provided as an example and any variations are possible.
- a single processor incorporating the L1 processor 304 and the stack processor 302 may be used, and the stack memory 306 and the L1 memory 308 may be the same memory or different memories either on or off the same integrated circuit.
- Physical layer processing is typically performed by hardware or mixed hardware/software components.
- the physical layer processing for HSUPA includes, but is not limited to, turbo encoding, rate matching, interleaving and H-ARQ processing to implement data re-transmission.
- the physical layer processing includes computation of various control parameters (for example, a specific puncturing pattern) followed by actual processing of the data. In the prior art, these operations in the physical layer can be commenced only after the MAC-e processing is complete.
- the computation of the control parameters is performed asynchronously from the associated data operation. For example, it can be performed in advance even while the data is still in the RLC layer 204 . This enables the latency constraint on making the data available to be significantly relaxed and allows an additional slot of latency in the processing.
- the MAC layer 206 provides information needed for computation of the control parameters to the physical layer as early as possible, while the data is being processed in parallel. It should be noted that the ability to do so does not depend on the PDU processor 310 being utilized.
- FIG. 4 is a signaling diagram of a process 400 implemented in the WTRU 102 for efficient operation of an E-DCH in accordance with a first embodiment of the present invention.
- E-DCH operations are implemented with the PDU processor 214 .
- MAC layer processing is triggered by an interrupt message (or primitive) sent by the physical layer 208 (step 402 ).
- the MAC layer processing may be triggered at each transmission time interval (TTI) for which an H-ARQ process is available for transmission, each TTI that new scheduling grant information is received, or every E-DCH TTI.
- TTI transmission time interval
- the physical layer 208 generates the interrupt message when an H-ARQ process is available for an upcoming TTI. Availability of a particular H-ARQ process is determined when the physical layer 208 receives an ACK for a previous H-ARQ transmission via the H-ARQ process, when the maximum number of retransmissions for the H-ARQ process has reached so that the H-ARQ process is released, or when the H-ARQ process was not used in the previous TTI.
- the physical layer 208 may also generate the interrupt message when the WTRU 102 receives updated scheduling grant information from the Node-B 104 .
- the interrupt message may be a TTI based clock interrupt.
- the interrupt message contains several information elements including, but not limited to, 1) an absolute grant with indication if received with a primary or secondary enhanced uplink radio network temporary identity (E-RNTI); 2) a relative grant(s) from serving and non-serving cells; 3) an H-ARQ indicator (HI) of previous transmissions; 4) a current dedicated physical control channel (DPCCH) power; or 5) clock interrupt.
- E-RNTI enhanced uplink radio network temporary identity
- HI H-ARQ indicator
- DPCCH current dedicated physical control channel
- the MAC layer 206 Upon being invoked by the physical layer 208 , the MAC layer 206 performs several tasks. The MAC layer 206 performs grant processing in accordance with the updated scheduling grant information, if provided, including an absolute grant and relative grants to derive current scheduling grant and corresponding remaining transmit power for E-DCH transmission (step 404 ). The MAC layer 206 also obtains buffer occupancy (step 406 ). The buffer occupancy may be obtained using a function call to the PDU processor 214 , as shown by steps 406 and 408 , if the PDU processor 214 and the MAC layer 206 share a memory between them. At such point, any RLC asynchronized tasks (such as timer processing, control PDUs processing, or the like) are blocked to maintain buffer occupancy consistency.
- RLC asynchronized tasks such as timer processing, control PDUs processing, or the like
- the MAC layer 206 performs a transport format combination (TFC) recovery and elimination process to determine E-DCH TFCs that are allowed with the remaining transmit power for E-DCH (step 410 ).
- the MAC layer 206 may also generate a rate request to request a resource from the Node-B 104 (step 412 ).
- the MAC layer 206 may also perform a multiplexing procedure for multiplexing multiple MAC-d PDUs into MAC-es PDUs and one or multiple MAC-es PDUs into a single MAC-e PDU (step 414 ).
- the foregoing description of the MAC layer tasks of steps 404 - 414 may be performed in different order or simultaneously and not all the tasks may be necessary.
- the MAC layer 206 then sends a message to the physical layer 208 to enable the physical layer 208 to calculate control parameters while the data is being processed by other entities, such as the MAC layer 206 , the PDU processor 214 or the RLC layer 204 (step 416 ).
- the message includes an H-ARQ profile, a transport block (TB) size, a power offset, or the like.
- the H-ARQ profile indicates a power offset attributes and a maximum number of retransmissions for H-ARQ processes.
- the MAC layer 206 then sends a message (or a primitive) (i.e., UMAC status indicator and MAC-e/es descriptor) to request the PDU processor 214 to build a MAC-e PDU (step 418 ).
- the message (or primitive) includes the number and size of required RLC PDUs for each logical channel and MAC-e/es descriptor(s) defining the multiplexing of the MAC-e/es PDU.
- the PDU processor 214 Upon receiving the message (or a primitive) from the MAC layer 206 , the PDU processor 214 updates buffer occupancy accordingly (step 420 ). At such time, the blocking of RLC asynchronized task (such as timer processing, control PDUs processing, or the like) is removed. The PDU processor 214 then moves the data to the physical layer 208 or, alternatively, builds a MAC-e PDU while moving the data from the stack memory 306 to the L1 memory 308 (step 422 ). The PDU processor 214 builds RLC PDUs including the RLC headers according to the PDU number and size requested by the MAC layer 206 .
- the PDU processor 214 also builds a MAC-e header and a MAC-es header and corresponding MAC-es PDUs and a MAC-e PDU based on the MAC-e/es descriptor.
- the PDU processor 214 also sets up RLC PDU specific timers and state variables.
- the PDU processor 214 may send a finish confirmation message (or primitive) to the physical layer 208 (step 424 ). Alternatively, this may be implicitly known to the physical layer 208 by the reception of the MAC-e PDU.
- the PDU processor 214 then sends a data transmit indication message (or primitive) to the RLC layer 204 (step 426 ). Upon receiving this transmit indication message, the RLC layer 204 may process state variables, timers, or the like, if blocked during the data transfer (step 428 ). The RLC layer 204 then updates buffer occupancy accordingly (step 430 ).
- the delay between the UMAC status indicator at step 418 and the MAC-e PDU generation at step 424 is the RLC layer and PDU processor processing delay.
- the sum of the RLC layer and PDU processor processing delay and the MAC processing delay should be limited to a reasonable delay limit (e.g., 2.37 ms). In order to avoid parallel processing, the maximum delay limit may be reduced to a period less than 2 ms. Otherwise, parallel processing may be allowed.
- FIG. 5 is a signaling diagram of a process 500 implemented in the WTRU 102 for efficient operation of an E-DCH in accordance with a second embodiment of the present invention.
- the present invention is implemented without a PDU processor.
- the MAC layer 206 preferably runs at least each TTI for which an H-ARQ process is available for transmission and/or for each TTI new scheduling grant information is received. Alternatively, the MAC layer 206 may run at every E-DCH TTI.
- MAC layer processing is triggered by an interrupt message (or primitive) sent by the physical layer 208 (step 502 ). The interrupt from the physical layer 208 may be based on one or more of the events enumerated hereinbefore with respect to the first embodiment.
- the MAC layer 206 Upon being invoked by the physical layer 208 , the MAC layer 206 performs several tasks. The MAC layer 206 performs grant processing in accordance with updated scheduling grants, if provided, including absolute grants and relative grants to derive current scheduling grant and corresponding remaining transmit power for E-DCH transmission (step 504 ). The MAC layer 206 also obtains buffer occupancy information by sending a function call to the RLC layer 204 (step 506 ). The RLC layer 204 calculates buffer occupancy and returns it to the MAC layer 206 (step 508 ). The MAC layer 206 performs a TFC recovery and elimination process to determine E-DCH TFCs that are allowed with the remaining transmit power for E-DCH (step 510 ).
- the MAC layer 206 may also generate a rate request to request resources from the Node-B 104 (step 512 ).
- the MAC layer 206 performs a multiplexing procedure for multiplexing multiple MAC-d PDUs into MAC-es PDUs and one or multiple MAC-es PDUs into a single MAC-e PDU (step 514 ).
- the foregoing description of the MAC layer tasks at steps 504 - 514 may be performed in different order or simultaneously and not all the tasks may be necessary.
- the MAC layer 206 then sends a message including an H-ARQ profile, a TB size, a power offset, or the like to the physical layer 208 (step 516 ).
- the processing delay up to step 516 is part of the overall MAC processing delay, denoted as “MAC processing delay part 1”, and should be less than a certain delay limit (e.g., 1.7 ms).
- the MAC layer 206 requests data from the RLC layer 204 by sending a UMAC status indicator (step 518 ). With the UMAC status indicator, the RLC layer 204 is notified about the size of required RLC PDUs. Upon receiving the UMAC status indicator from the MAC layer 206 , the RLC layer 204 processes state variables, timers, or the like (step 520 ). The RLC layer 204 builds RLC PDUs including RLC headers according to the PDU number and size requested by the MAC layer 206 (step 522 ). The RLC layer 204 then updates buffer occupancy accordingly (step 524 ).
- the RLC layer 204 then sends the RLC PDUs to the MAC layer 206 (step 526 ).
- the delay between the message at step 516 and the message at step 526 is the RLC processing delay.
- the MAC layer 206 Upon receiving the RLC PDUs, the MAC layer 206 builds MAC-es headers and a MAC-e header and builds corresponding MAC-es PDUs and MAC-e PDU (step 528 ).
- the MAC layer 206 then sends the MAC-e PDU to the physical layer 208 (step 530 ).
- the delay between step 526 and step 530 is part of the overall MAC processing delay as denoted “MAC processing delay part 2.”
- the sum of the RLC processing delay and MAC processing delay should be limited to a reasonable delay limit (e.g., 2.37 ms). In order to avoid parallel processing, the maximum delay limit may be reduced to a period less than 2 ms. Otherwise, a parallel processing may be allowed.
- a reasonable delay limit e.g., 2.37 ms.
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Computer Security & Cryptography (AREA)
- Mobile Radio Communication Systems (AREA)
- Communication Control (AREA)
- Power Sources (AREA)
Abstract
A method for processing enhanced dedicated channel data in a wireless transmit/receive unit is described. An interrupt message is received at a medium access control (MAC) layer. The interrupt message is processed by the MAC layer, including at least one of: performing grant processing, on a condition that a grant is included in the interrupt message; obtaining buffer occupancy information; performing transport format combination recovery and elimination; generating a rate request; or multiplexing multiple protocol data units (PDUs) into a single MAC-e PDU.
Description
- This application is a continuation of U.S. patent application Ser. No. 13/046,050, filed Mar. 11, 2011, which is a continuation of U.S. patent application Ser. No. 11/471,402, filed Jun. 19, 2006, now U.S. Pat. No. 7,916,751, issued Mar. 29, 2011, which claims the benefit of U.S. Provisional Patent Application No. 60/692,473, filed Jun. 21, 2005, which are all incorporated by reference as if fully set forth herein.
- The present invention is related to a wireless communication system. More particularly, the present invention is related to a method and apparatus for efficient operation of an enhanced dedicated channel (E-DCH).
- Methods for improving uplink (UL) coverage, throughput and transmission latency are being investigated in Release 6 (R6) of the 3rd Generation Partnership Project (3GPP). In order to successfully implement these methods, scheduling and assigning of UL physical resources have been moved from a radio network controller (RNC) to a Node-B such that the Node-B can make decisions and manage UL radio resources on a short-term basis more efficiently than the RNC, even if the RNC retains overall control over the Node-B.
-
FIG. 1 is a block diagram of a conventionalwireless communication system 100 configured in accordance with the present invention. Thesystem 100 comprises a wireless transmit/receive unit (WTRU) 102, a Node-B 104 and anRNC 106. TheRNC 106 controls overall enhanced uplink (EU) operation by configuring EU parameters for the Node-B 104 and the WTRU 102 such as initial transmit power level, maximum allowed EU transmit power or available channel resources per Node-B. Between the WTRU 102 and the Node-B 104, anE-DCH 108, a UL EUsignaling channel 110 and a DL EUsignaling channel 112 are established for supporting EU operations. - For E-DCH transmissions, the WTRU 102 sends a rate request to the Node-B 104 via the UL EU
signaling channel 110. In response, the Node-B 104 sends a rate grant to the WTRU 102 via the DL EUsignaling channel 112. After EU radio resources are allocated for the WTRU 102, the WTRU 102 transmits E-DCH data via theE-DCH 108. In response to the E-DCH transmissions, the Node-B 104 sends an acknowledgement (ACK) or non-acknowledgement (NACK) message for hybrid automatic repeat request (H-ARQ) operation via the DL EUsignaling channel 112. The Node-B 104 may also respond with rate grants to the WTRU 102 in response to E-DCH data transmissions. -
FIG. 2 is a block diagram of conventional protocol architecture of the WTRU 102. The protocol architecture of the WTRU 102 includeshigher layers 202, a radio link control (RLC)layer 204, a medium access control (MAC)layer 206 and a physical layer (PHY) 208. TheMAC layer 206 includes a dedicated channel MAC (MAC-d) 210 and an E-DCH MAC (MAC-e/es) 212. The MAC-e/es 212 handles all functions related to the transmission and reception of an E-DCH including, but not limited to, H-ARQ transmissions and retransmissions, priority of data, MAC-d/MAC-es multiplexing and transport format combination (TFC) selection. - One or more independent UL transmissions are processed on an E-DCH between a WTRU and a universal mobile telecommunication system (UMTS) terrestrial radio access network (UTRAN) within a common time interval. One example of this would be a MAC layer H-ARQ or a simple MAC layer automatic repeat request (ARQ) operation, where each individual transmission may require a different number of retransmissions to be successfully received by the UTRAN. This operation may result in a loss of transmission sequence at the MAC layer.
- In accordance with the 3GPP standards, the transmission time interval (TTI) for the E-DCH is set to either 10 ms or 2 ms. In order to achieve a higher data rate and throughout, the operations of the E-DCH at the WTRU should be carefully designed to accommodate the required timing.
- Some embodiments provide a method for processing enhanced dedicated channel data in a wireless transmit/receive unit is described. An interrupt message is received at a medium access control (MAC) layer. The interrupt message is processed by the MAC layer, including at least one of: performing grant processing, on a condition that a grant is included in the interrupt message; obtaining buffer occupancy information; performing transport format combination recovery and elimination; generating a rate request; or multiplexing multiple protocol data units (PDUs) into a single MAC-e PDU.
- Some embodiments provide a wireless transmit/receive unit for processing enhanced dedicated channel data, including a medium access control (MAC) layer. The MAC layer is configured to receive an interrupt message and process the interrupt message. Processing the interrupt message includes at least one of: performing grant processing, on a condition that a grant is included in the interrupt message; obtaining buffer occupancy information; performing transport format combination recovery and elimination; generating a rate request; or multiplexing multiple protocol data units (PDUs) into a single MAC-e PDU.
-
FIG. 1 is a block diagram of a conventional wireless communication system configured in accordance with the present invention; -
FIG. 2 is a block diagram of conventional protocol architecture of a WTRU utilized in accordance with the present invention; -
FIG. 3 is a block diagram of a WTRU including the PDU processor in accordance with the present invention; -
FIG. 4 is a signaling diagram of a process for efficient operation of an E-DCH in accordance with a first embodiment of the present invention; and -
FIG. 5 is a signaling diagram of a process for efficient operation of an E-DCH in accordance with a second embodiment of the present invention. - Hereafter, the terminology “WTRU” includes, but is not limited to, a user equipment, a mobile station, a fixed or mobile subscriber unit, a pager, or any other type of device capable of operating in a wireless environment. When referred to hereafter, the terminology “Node-B” includes but is not limited to a base station, a site controller, an access point or any other type of interfacing device in a wireless environment.
- The present invention provides functional partitioning and interaction between software and hardware entities of E-DCH operations at the WTRU. The present invention is applicable to any type of wireless communication systems including, but not limited to, UMTS frequency division duplex (FDD), time division duplex (TDD) and time division synchronous code division multiple access (TD-SCDMA) systems.
- The features of the present invention may be incorporated into an integrated circuit (IC) or be configured in a circuit comprising a multitude of interconnecting components.
- In accordance with the present invention, a WTRU 102 may include an optional protocol data unit (PDU) processor 310 (i.e., protocol engine) for processing data.
FIG. 3 is a block diagram of the WTRU 102 including thePDU processor 310 in accordance with the present invention. The WTRU 102 includes astack processor 302, anL1 processor 304, astack memory 306, anL1 memory 308 and aPDU processor 310. TheL1 processor 304 primarily executes physical layer software (mostly control processing and potentially some signal processing). TheL1 processor 304 may also run certain MAC tasks, such as control related to H-ARQ for high speed downlink packet access (HSDPA) or high speed uplink packet access (HSUPA) and some RLC tasks. Thestack processor 302 primarily runs the rest of the protocol stack operations. Thestack processor 302 may also be used as an application processor. Thestack processor 302 and theL1 processor 304 each have their own memory (thestack memory 306 and theL1 memory 308, respectively). In a conventional implementation, a significant number of cycles are wasted for re-packaging data as the data is moved through the stack (e.g., concatenation and separation of PDUs, adding headers, ciphering, or the like). - The PDU
processor 310 runs parallel to thestack processor 302 and theL1 processor 304. ThePDU processor 310 is a programmable entity used primarily for moving data betweenL1 memory 308 and thestack memory 306. ThePDU processor 310 also performs data packet fragmentation/de-fragmentation, composition/de-composition and ciphering/de-ciphering as it moves the data. Optionally, thePDU processor 310 may also be capable of building and interpreting the RLC and MAC PDU headers. - The PDU
processor 310 has specific instructions for manipulating incoming and outgoing bit streams. These instructions reduce the overhead of interpreting bit fields that make up headers or constructing a sequence of bit fields during the generation of headers. ThePDU processor 310 builds MAC-e/es PDUs directly from a set of PDU descriptors. The PDU descriptors are a set of shared data structures that describe RLC PDUs and MAC-e/es PDUs (i.e., contents of data and PDU headers) in a software friendly format (e.g., byte/word accessible data for fast processing with no bit shifting). ThePDU processor 310 builds the MAC-e/es PDU based on the PDU descriptors as the MAC-e/es PDU is written into a physical layer shared memory (i.e., L1 memory 308) for transmission. The advantage of this scheme is significant reduction of L2/3 processing and parallel processing of protocol stack operation. Frame asynchronous operations are not blocked due to frame synchronous PDU construction processing and L2/3 processing is offloaded to the PDU processor. - It should be noted that
FIG. 3 is provided as an example and any variations are possible. For example, a single processor incorporating theL1 processor 304 and thestack processor 302 may be used, and thestack memory 306 and theL1 memory 308 may be the same memory or different memories either on or off the same integrated circuit. - Physical layer processing is typically performed by hardware or mixed hardware/software components. The physical layer processing for HSUPA includes, but is not limited to, turbo encoding, rate matching, interleaving and H-ARQ processing to implement data re-transmission. The physical layer processing includes computation of various control parameters (for example, a specific puncturing pattern) followed by actual processing of the data. In the prior art, these operations in the physical layer can be commenced only after the MAC-e processing is complete.
- In accordance with the present invention, the computation of the control parameters is performed asynchronously from the associated data operation. For example, it can be performed in advance even while the data is still in the
RLC layer 204. This enables the latency constraint on making the data available to be significantly relaxed and allows an additional slot of latency in the processing. TheMAC layer 206 provides information needed for computation of the control parameters to the physical layer as early as possible, while the data is being processed in parallel. It should be noted that the ability to do so does not depend on thePDU processor 310 being utilized. -
FIG. 4 is a signaling diagram of aprocess 400 implemented in theWTRU 102 for efficient operation of an E-DCH in accordance with a first embodiment of the present invention. In accordance with the first embodiment, E-DCH operations are implemented with the PDU processor 214. MAC layer processing is triggered by an interrupt message (or primitive) sent by the physical layer 208 (step 402). The MAC layer processing may be triggered at each transmission time interval (TTI) for which an H-ARQ process is available for transmission, each TTI that new scheduling grant information is received, or every E-DCH TTI. - The
physical layer 208 generates the interrupt message when an H-ARQ process is available for an upcoming TTI. Availability of a particular H-ARQ process is determined when thephysical layer 208 receives an ACK for a previous H-ARQ transmission via the H-ARQ process, when the maximum number of retransmissions for the H-ARQ process has reached so that the H-ARQ process is released, or when the H-ARQ process was not used in the previous TTI. Thephysical layer 208 may also generate the interrupt message when theWTRU 102 receives updated scheduling grant information from the Node-B 104. The interrupt message may be a TTI based clock interrupt. - The interrupt message contains several information elements including, but not limited to, 1) an absolute grant with indication if received with a primary or secondary enhanced uplink radio network temporary identity (E-RNTI); 2) a relative grant(s) from serving and non-serving cells; 3) an H-ARQ indicator (HI) of previous transmissions; 4) a current dedicated physical control channel (DPCCH) power; or 5) clock interrupt.
- Upon being invoked by the
physical layer 208, theMAC layer 206 performs several tasks. TheMAC layer 206 performs grant processing in accordance with the updated scheduling grant information, if provided, including an absolute grant and relative grants to derive current scheduling grant and corresponding remaining transmit power for E-DCH transmission (step 404). TheMAC layer 206 also obtains buffer occupancy (step 406). The buffer occupancy may be obtained using a function call to the PDU processor 214, as shown by 406 and 408, if the PDU processor 214 and thesteps MAC layer 206 share a memory between them. At such point, any RLC asynchronized tasks (such as timer processing, control PDUs processing, or the like) are blocked to maintain buffer occupancy consistency. TheMAC layer 206 performs a transport format combination (TFC) recovery and elimination process to determine E-DCH TFCs that are allowed with the remaining transmit power for E-DCH (step 410). TheMAC layer 206 may also generate a rate request to request a resource from the Node-B 104 (step 412). TheMAC layer 206 may also perform a multiplexing procedure for multiplexing multiple MAC-d PDUs into MAC-es PDUs and one or multiple MAC-es PDUs into a single MAC-e PDU (step 414). The foregoing description of the MAC layer tasks of steps 404-414 may be performed in different order or simultaneously and not all the tasks may be necessary. - The
MAC layer 206 then sends a message to thephysical layer 208 to enable thephysical layer 208 to calculate control parameters while the data is being processed by other entities, such as theMAC layer 206, the PDU processor 214 or the RLC layer 204 (step 416). The message includes an H-ARQ profile, a transport block (TB) size, a power offset, or the like. The H-ARQ profile indicates a power offset attributes and a maximum number of retransmissions for H-ARQ processes. By sending this message to thephysical layer 208 before MAC-e processing is complete, the latency constraint can be significantly relaxed. The processing delay up to step 416 is the MAC layer processing delay and should be less than a certain delay limit (e.g., 1.7 ms). - The
MAC layer 206 then sends a message (or a primitive) (i.e., UMAC status indicator and MAC-e/es descriptor) to request the PDU processor 214 to build a MAC-e PDU (step 418). The message (or primitive) includes the number and size of required RLC PDUs for each logical channel and MAC-e/es descriptor(s) defining the multiplexing of the MAC-e/es PDU. - Upon receiving the message (or a primitive) from the
MAC layer 206, the PDU processor 214 updates buffer occupancy accordingly (step 420). At such time, the blocking of RLC asynchronized task (such as timer processing, control PDUs processing, or the like) is removed. The PDU processor 214 then moves the data to thephysical layer 208 or, alternatively, builds a MAC-e PDU while moving the data from thestack memory 306 to the L1 memory 308 (step 422). The PDU processor 214 builds RLC PDUs including the RLC headers according to the PDU number and size requested by theMAC layer 206. The PDU processor 214 also builds a MAC-e header and a MAC-es header and corresponding MAC-es PDUs and a MAC-e PDU based on the MAC-e/es descriptor. The PDU processor 214 also sets up RLC PDU specific timers and state variables. - The PDU processor 214 may send a finish confirmation message (or primitive) to the physical layer 208 (step 424). Alternatively, this may be implicitly known to the
physical layer 208 by the reception of the MAC-e PDU. The PDU processor 214 then sends a data transmit indication message (or primitive) to the RLC layer 204 (step 426). Upon receiving this transmit indication message, theRLC layer 204 may process state variables, timers, or the like, if blocked during the data transfer (step 428). TheRLC layer 204 then updates buffer occupancy accordingly (step 430). - The delay between the UMAC status indicator at
step 418 and the MAC-e PDU generation atstep 424 is the RLC layer and PDU processor processing delay. The sum of the RLC layer and PDU processor processing delay and the MAC processing delay should be limited to a reasonable delay limit (e.g., 2.37 ms). In order to avoid parallel processing, the maximum delay limit may be reduced to a period less than 2 ms. Otherwise, parallel processing may be allowed. -
FIG. 5 is a signaling diagram of aprocess 500 implemented in theWTRU 102 for efficient operation of an E-DCH in accordance with a second embodiment of the present invention. In accordance with the second embodiment, the present invention is implemented without a PDU processor. TheMAC layer 206 preferably runs at least each TTI for which an H-ARQ process is available for transmission and/or for each TTI new scheduling grant information is received. Alternatively, theMAC layer 206 may run at every E-DCH TTI. MAC layer processing is triggered by an interrupt message (or primitive) sent by the physical layer 208 (step 502). The interrupt from thephysical layer 208 may be based on one or more of the events enumerated hereinbefore with respect to the first embodiment. - Upon being invoked by the
physical layer 208, theMAC layer 206 performs several tasks. TheMAC layer 206 performs grant processing in accordance with updated scheduling grants, if provided, including absolute grants and relative grants to derive current scheduling grant and corresponding remaining transmit power for E-DCH transmission (step 504). TheMAC layer 206 also obtains buffer occupancy information by sending a function call to the RLC layer 204 (step 506). TheRLC layer 204 calculates buffer occupancy and returns it to the MAC layer 206 (step 508). TheMAC layer 206 performs a TFC recovery and elimination process to determine E-DCH TFCs that are allowed with the remaining transmit power for E-DCH (step 510). TheMAC layer 206 may also generate a rate request to request resources from the Node-B 104 (step 512). TheMAC layer 206 performs a multiplexing procedure for multiplexing multiple MAC-d PDUs into MAC-es PDUs and one or multiple MAC-es PDUs into a single MAC-e PDU (step 514). The foregoing description of the MAC layer tasks at steps 504-514 may be performed in different order or simultaneously and not all the tasks may be necessary. - The
MAC layer 206 then sends a message including an H-ARQ profile, a TB size, a power offset, or the like to the physical layer 208 (step 516). By sending this message to thephysical layer 208 before MAC-e processing is complete, the latency constraint can be significantly relaxed. The processing delay up to step 516 is part of the overall MAC processing delay, denoted as “MACprocessing delay part 1”, and should be less than a certain delay limit (e.g., 1.7 ms). - The
MAC layer 206 requests data from theRLC layer 204 by sending a UMAC status indicator (step 518). With the UMAC status indicator, theRLC layer 204 is notified about the size of required RLC PDUs. Upon receiving the UMAC status indicator from theMAC layer 206, theRLC layer 204 processes state variables, timers, or the like (step 520). TheRLC layer 204 builds RLC PDUs including RLC headers according to the PDU number and size requested by the MAC layer 206 (step 522). TheRLC layer 204 then updates buffer occupancy accordingly (step 524). - The
RLC layer 204 then sends the RLC PDUs to the MAC layer 206 (step 526). The delay between the message atstep 516 and the message atstep 526 is the RLC processing delay. Upon receiving the RLC PDUs, theMAC layer 206 builds MAC-es headers and a MAC-e header and builds corresponding MAC-es PDUs and MAC-e PDU (step 528). TheMAC layer 206 then sends the MAC-e PDU to the physical layer 208 (step 530). The delay betweenstep 526 and step 530 is part of the overall MAC processing delay as denoted “MACprocessing delay part 2.” - The sum of the RLC processing delay and MAC processing delay should be limited to a reasonable delay limit (e.g., 2.37 ms). In order to avoid parallel processing, the maximum delay limit may be reduced to a period less than 2 ms. Otherwise, a parallel processing may be allowed.
- Although the features and elements are described in particular combinations, each feature or element may be used alone without the other features and elements or in various combinations with or without other features and elements.
Claims (16)
1. A method for processing enhanced dedicated channel (E-DCH) data in a wireless transmit/receive unit, comprising:
receiving an interrupt message at a medium access control (MAC) layer; and
processing the interrupt message by the MAC layer, including at least one of:
performing grant processing, on a condition that a grant is included in the interrupt message;
obtaining buffer occupancy information;
performing transport format combination (TFC) recovery and elimination;
generating a rate request; or
multiplexing multiple protocol data units (PDUs) into a single MAC-e PDU.
2. The method according to claim 1 , wherein the interrupt message includes at least one of:
an absolute grant with indication on a condition that the interrupt message is received with a primary or secondary enhanced uplink radio network temporary identity,
a relative grant from serving and non-serving cells,
a hybrid automatic repeat request indicator of a previous transmission, or
a current dedicated physical control channel power level.
3. The method according to claim 1 , wherein the performing grant processing includes deriving a current scheduling grant and a corresponding remaining transmit power for E-DCH transmission.
4. The method according to claim 3 , wherein the performing TFC recovery and elimination includes determining E-DCH TFCs that are allowed with the remaining transmit power for E-DCH transmission.
5. The method according to claim 1 , wherein obtaining the buffer occupancy information includes:
sending a request to calculate the buffer occupancy; and
receiving a response to the request, the response including the calculated buffer occupancy.
6. The method according to claim 5 , wherein the request is sent to a PDU processor or a radio link control layer.
7. The method according to claim 1 , wherein the generating the rate request includes requesting a resource from a Node B.
8. The method according to claim 1 , wherein multiplexing multiple PDUs includes:
multiplexing multiple MAC-d PDUs into MAC-es PDUs; and
multiplexing one or more MAC-es PDUs into a single MAC-e PDU.
9. A wireless transmit/receive unit (WTRU) for processing enhanced dedicated channel (E-DCH) data, the WTRU comprising:
a medium access control (MAC) layer configured to:
receive an interrupt message; and
process the interrupt message, including at least one of:
perform grant processing, on a condition that a grant is included in the interrupt message;
obtain buffer occupancy information;
perform transport format combination (TFC) recovery and elimination;
generate a rate request; or
multiplex multiple protocol data units (PDUs) into a single MAC-e PDU.
10. The WTRU according to claim 9 , wherein the interrupt message includes at least one of:
an absolute grant with indication on a condition that the interrupt message is received with a primary or secondary enhanced uplink radio network temporary identity,
a relative grant from serving and non-serving cells,
a hybrid automatic repeat request indicator of a previous transmission, or
a current dedicated physical control channel power level.
11. The WTRU according to claim 9 , wherein the MAC layer is further configured to derive a current scheduling grant and a corresponding remaining transmit power for E-DCH transmission as part of the grant processing.
12. The WTRU according to claim 11 , wherein the MAC layer is further configured to determine E-DCH TFCs that are allowed with the remaining transmit power for E-DCH transmission as part of the TFC recovery and elimination.
13. The WTRU according to claim 9 , wherein the MAC layer is further configured to:
send a request to calculate the buffer occupancy; and
receive a response to the request, the response including the calculated buffer occupancy, as part of obtaining the buffer occupancy information.
14. The WTRU according to claim 13 , wherein the MAC layer is further configured to send the request to a PDU processor or a radio link control layer.
15. The WTRU according to claim 9 , wherein the MAC layer is further configured to request a resource from a Node B, as part of generating the rate request.
16. The WTRU according to claim 9 , wherein the MAC layer is further configured to:
multiplex multiple MAC-d PDUs into MAC-es PDUs; and
multiplex one or more MAC-es PDUs into a single MAC-e PDU, as part of multiplexing the multiple PDUs.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/014,646 US20130343287A1 (en) | 2005-06-21 | 2013-08-30 | Method and apparatus for efficient operation of an enhanced dedicated channel |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US69247305P | 2005-06-21 | 2005-06-21 | |
| US11/471,402 US7916751B2 (en) | 2005-06-21 | 2006-06-19 | Method and apparatus for efficient operation of an enhanced dedicated channel |
| US13/046,050 US8537857B2 (en) | 2005-06-21 | 2011-03-11 | Method and apparatus for efficient operation of an enhanced dedicated channel |
| US14/014,646 US20130343287A1 (en) | 2005-06-21 | 2013-08-30 | Method and apparatus for efficient operation of an enhanced dedicated channel |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US13/046,050 Continuation US8537857B2 (en) | 2005-06-21 | 2011-03-11 | Method and apparatus for efficient operation of an enhanced dedicated channel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20130343287A1 true US20130343287A1 (en) | 2013-12-26 |
Family
ID=37595800
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/471,402 Expired - Fee Related US7916751B2 (en) | 2005-06-21 | 2006-06-19 | Method and apparatus for efficient operation of an enhanced dedicated channel |
| US13/046,050 Expired - Fee Related US8537857B2 (en) | 2005-06-21 | 2011-03-11 | Method and apparatus for efficient operation of an enhanced dedicated channel |
| US14/014,646 Abandoned US20130343287A1 (en) | 2005-06-21 | 2013-08-30 | Method and apparatus for efficient operation of an enhanced dedicated channel |
Family Applications Before (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/471,402 Expired - Fee Related US7916751B2 (en) | 2005-06-21 | 2006-06-19 | Method and apparatus for efficient operation of an enhanced dedicated channel |
| US13/046,050 Expired - Fee Related US8537857B2 (en) | 2005-06-21 | 2011-03-11 | Method and apparatus for efficient operation of an enhanced dedicated channel |
Country Status (8)
| Country | Link |
|---|---|
| US (3) | US7916751B2 (en) |
| EP (1) | EP1894333A4 (en) |
| JP (1) | JP4603614B2 (en) |
| KR (2) | KR20080016749A (en) |
| CA (1) | CA2612925A1 (en) |
| MX (1) | MX2007016110A (en) |
| NO (1) | NO20080286L (en) |
| WO (1) | WO2007002202A2 (en) |
Families Citing this family (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7929410B2 (en) * | 2005-06-29 | 2011-04-19 | Interdigital Technology Corporation | Protocol engine for processing data in a wireless transmit/receive unit |
| US8204007B2 (en) * | 2005-08-01 | 2012-06-19 | Interdigital Technology Corporation | Method and apparatus for control of enhanced dedicated channel transmissions |
| US20070189304A1 (en) * | 2006-01-27 | 2007-08-16 | Nokia Corporation | MAC-driven transport block size selection at a physical layer |
| EP3048849B1 (en) * | 2006-03-07 | 2017-06-21 | Panasonic Corporation | Overhead reduction of uplink control signaling in a mobile communication system |
| US20070299297A1 (en) * | 2006-06-26 | 2007-12-27 | Robert Jarvik | Textured conforming shell for stabilization of the interface of precision heart assist device components to tissues |
| US8971972B2 (en) * | 2006-08-11 | 2015-03-03 | Lenovo Innovations Limited (Hong Kong) | Power savings mode management of wireless communication terminal based on data communication rate |
| US8797879B2 (en) | 2006-12-07 | 2014-08-05 | Lg Electronics Inc. | Method of transmitting and receiving status report in a mobile communication system |
| WO2008069616A2 (en) | 2006-12-07 | 2008-06-12 | Lg Electronics Inc. | Methods of transferring data in a wireless communication system |
| KR100831983B1 (en) * | 2006-12-08 | 2008-05-23 | 한국전자통신연구원 | Device and method for uplink framing in mobile communication system |
| EP2103006B1 (en) | 2007-01-10 | 2018-03-28 | LG Electronics Inc. | Method for constructing data format in mobile communication and terminal thereof |
| KR101211758B1 (en) | 2007-01-10 | 2012-12-12 | 엘지전자 주식회사 | Method for generating block data in wireless communication system |
| US7924863B2 (en) * | 2007-01-10 | 2011-04-12 | Etherntty Networks Ltd. | Device and method for processing data chunks |
| US7925798B2 (en) * | 2007-01-26 | 2011-04-12 | Lantiq Deutschland Gmbh | Data packet processing device |
| KR101426958B1 (en) * | 2007-02-06 | 2014-08-06 | 엘지전자 주식회사 | Method of transmitting and receiving data in wireless communication system |
| AU2008304547B2 (en) * | 2007-09-24 | 2012-08-02 | Texas United Chemical Company, Llc | Process for drying boron-containing minerals and products thereof |
| TWM357138U (en) | 2007-09-28 | 2009-05-11 | Interdigital Patent Holdings | Wireless transmit receive unit |
| KR101593056B1 (en) | 2007-09-28 | 2016-02-11 | 시그널 트러스트 포 와이어리스 이노베이션 | Method and apparatus for terminating transmission of a message in an enhanced random access channel |
| US20090238124A1 (en) * | 2007-11-08 | 2009-09-24 | Interdigital Technology Corporation | Method and apparatus for combined medium access control and radio link control processing |
| EP2238801B1 (en) * | 2007-12-20 | 2013-04-17 | Telefonaktiebolaget LM Ericsson (publ) | Releasing common enhanced dedicated channel, e-dch, radio resources |
| KR20110091910A (en) | 2008-01-02 | 2011-08-16 | 인터디지탈 패튼 홀딩스, 인크 | Method and apparatus for cell reselection |
| KR101375936B1 (en) | 2008-02-01 | 2014-03-18 | 엘지전자 주식회사 | Method of a downlink harq operation at an expiry of time alignment timer |
| US9008004B2 (en) * | 2008-02-01 | 2015-04-14 | Lg Electronics Inc. | Method for sending RLC PDU and allocating radio resource in mobile communications system and RLC entity of mobile communications |
| KR101531419B1 (en) | 2008-02-01 | 2015-06-24 | 엘지전자 주식회사 | Operation Method of Uplink HARQ at Expiration of Time Synchronization Timer |
| TW200947939A (en) * | 2008-04-25 | 2009-11-16 | Interdigital Patent Holdings | Method and apparatus for performing a bundled transmission |
| US20090296683A1 (en) * | 2008-05-27 | 2009-12-03 | Fujitsu Limited | Transmitting a protocol data unit using descriptors |
| KR101660983B1 (en) * | 2009-04-13 | 2016-09-28 | 엘지전자 주식회사 | Method of configuring radio resource by a mac layer of terminal in a wireless communication system |
| US8665895B2 (en) * | 2010-12-30 | 2014-03-04 | Broadcom Corporation | Advanced and dynamic physical layer device capabilities utilizing a link interruption signal |
| US20130005395A1 (en) * | 2011-06-30 | 2013-01-03 | Renesas Mobile Corporation | Processor arrangement for multi-mode wireless device |
| US9819463B2 (en) * | 2016-02-18 | 2017-11-14 | Huawei Technologies Co., Ltd. | Method and apparatus for transmitting data in a wireless communication system |
| CN114095516B (en) * | 2020-08-04 | 2023-12-12 | 广州海格通信集团股份有限公司 | Cross-layer interaction method, device, computer equipment and storage medium |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6816510B1 (en) * | 2000-02-09 | 2004-11-09 | Koninklijke Philips Electronics N.V. | Method for clock synchronization between nodes in a packet network |
| US20080133995A1 (en) * | 2004-01-22 | 2008-06-05 | Matsushita Electric Industrial Co., Ltd. | Method for Switching Between Asynchronous and Synchronous Harq Retransmission Mode |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6167031A (en) * | 1997-08-29 | 2000-12-26 | Telefonaktiebolaget Lm Ericsson (Publ) | Method for selecting a combination of modulation and channel coding schemes in a digital communication system |
| US6473442B1 (en) * | 1999-04-12 | 2002-10-29 | Telefonaktiebolaget Lm Ericsson (Publ) | Communications system and method for matching and balancing the bit rates of transport channels to the bit rate of a physical channel |
| JP3507809B2 (en) * | 2000-04-10 | 2004-03-15 | ヒュンダイ エレクトロニクス インダストリーズ カムパニー リミテッド | Data transmission method for hybrid automatic retransmission request 2/3 scheme in uplink of broadband wireless communication system |
| JP3507810B2 (en) * | 2000-04-10 | 2004-03-15 | ヒュンダイ エレクトロニクス インダストリーズ カムパニー リミテッド | Data processing method for hybrid automatic repeat request 2/3 scheme in downlink of broadband wireless communication system |
| JP2002026994A (en) * | 2000-05-31 | 2002-01-25 | Nec Corp | Wireless network system |
| KR100365183B1 (en) * | 2000-12-07 | 2002-12-16 | 에스케이 텔레콤주식회사 | Method and BTS for transmitting a data using the adaptation coding at physical layer in W-CDMA system |
| DE10107700A1 (en) | 2001-02-19 | 2002-08-29 | Siemens Ag | Method and device for multiplexing and / or demultiplexing as well as corresponding computer programs and a corresponding computer program product |
| US7039690B2 (en) * | 2001-08-01 | 2006-05-02 | Lucent Technologies Inc. | System and method for accessing registers of PHY device in network |
| US7068626B2 (en) * | 2001-08-16 | 2006-06-27 | Interdigital Technology Corporation | Method of using a mobile unit to autonomously determine a serving cell |
| US7376879B2 (en) * | 2001-10-19 | 2008-05-20 | Interdigital Technology Corporation | MAC architecture in wireless communication systems supporting H-ARQ |
| US7161971B2 (en) * | 2002-04-29 | 2007-01-09 | Qualcomm, Incorporated | Sending transmission format information on dedicated channels |
| US8488457B2 (en) | 2003-11-14 | 2013-07-16 | Interdigital Technology Corporation | Wireless communication method and apparatus for transferring buffered enhanced uplink data from a mobile station to a node-B |
| KR100713442B1 (en) * | 2004-02-14 | 2007-05-02 | 삼성전자주식회사 | Transmission Method of Scheduling Information through Enhanced Reverse Dedicated Channel in Mobile Communication System |
| US20050185609A1 (en) * | 2004-02-16 | 2005-08-25 | Esa Malkamaki | Communication method, user terminal, network element and computer program |
| EP1583272B1 (en) * | 2004-04-01 | 2008-12-24 | Panasonic Corporation | Interference limitation for uplink retransmissions |
| JP3840480B2 (en) * | 2004-04-28 | 2006-11-01 | 松下電器産業株式会社 | Control station apparatus and base station apparatus |
| KR101141650B1 (en) * | 2004-09-30 | 2012-05-17 | 엘지전자 주식회사 | Method of data processing in MAC layer and mobile terminal |
| WO2006082627A1 (en) * | 2005-02-01 | 2006-08-10 | Mitsubishi Denki Kabushiki Kaisha | Transmission control method, mobile station and communication system |
-
2006
- 2006-06-19 US US11/471,402 patent/US7916751B2/en not_active Expired - Fee Related
- 2006-06-20 EP EP06785271A patent/EP1894333A4/en not_active Withdrawn
- 2006-06-20 KR KR1020087001614A patent/KR20080016749A/en not_active Withdrawn
- 2006-06-20 JP JP2008518354A patent/JP4603614B2/en not_active Expired - Fee Related
- 2006-06-20 WO PCT/US2006/024154 patent/WO2007002202A2/en not_active Ceased
- 2006-06-20 CA CA002612925A patent/CA2612925A1/en not_active Abandoned
- 2006-06-20 KR KR1020087001523A patent/KR20080031294A/en not_active Withdrawn
- 2006-06-20 MX MX2007016110A patent/MX2007016110A/en unknown
-
2008
- 2008-01-15 NO NO20080286A patent/NO20080286L/en unknown
-
2011
- 2011-03-11 US US13/046,050 patent/US8537857B2/en not_active Expired - Fee Related
-
2013
- 2013-08-30 US US14/014,646 patent/US20130343287A1/en not_active Abandoned
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6816510B1 (en) * | 2000-02-09 | 2004-11-09 | Koninklijke Philips Electronics N.V. | Method for clock synchronization between nodes in a packet network |
| US20080133995A1 (en) * | 2004-01-22 | 2008-06-05 | Matsushita Electric Industrial Co., Ltd. | Method for Switching Between Asynchronous and Synchronous Harq Retransmission Mode |
Also Published As
| Publication number | Publication date |
|---|---|
| US20110158197A1 (en) | 2011-06-30 |
| EP1894333A2 (en) | 2008-03-05 |
| KR20080031294A (en) | 2008-04-08 |
| US8537857B2 (en) | 2013-09-17 |
| KR20080016749A (en) | 2008-02-21 |
| US7916751B2 (en) | 2011-03-29 |
| US20070060142A1 (en) | 2007-03-15 |
| JP4603614B2 (en) | 2010-12-22 |
| WO2007002202A2 (en) | 2007-01-04 |
| CA2612925A1 (en) | 2007-01-04 |
| JP2008547322A (en) | 2008-12-25 |
| MX2007016110A (en) | 2008-03-13 |
| WO2007002202A3 (en) | 2007-11-29 |
| NO20080286L (en) | 2008-03-18 |
| EP1894333A4 (en) | 2012-03-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8537857B2 (en) | Method and apparatus for efficient operation of an enhanced dedicated channel | |
| US8774118B2 (en) | Method and apparatus for control of enhanced dedicated channel transmissions | |
| US10225825B2 (en) | Medium access control layer architecture for supporting enhanced uplink | |
| US20080270866A1 (en) | Transmission with automatic repeat request process | |
| US12316459B2 (en) | Communication system | |
| TWI433496B (en) | Method and apparatus for efficient operation of an enhanced dedicated channel | |
| HK1127171B (en) | Method and apparatus for control of enhanced dedicated channel transmissions | |
| HK1183193A (en) | Method and wireless transmit/receive unit for control of enhanced dedicated channel transmissions |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |