US20130149846A1 - Method of manufacturing semiconductor device and substrate processing apparatus - Google Patents
Method of manufacturing semiconductor device and substrate processing apparatus Download PDFInfo
- Publication number
- US20130149846A1 US20130149846A1 US13/758,334 US201313758334A US2013149846A1 US 20130149846 A1 US20130149846 A1 US 20130149846A1 US 201313758334 A US201313758334 A US 201313758334A US 2013149846 A1 US2013149846 A1 US 2013149846A1
- Authority
- US
- United States
- Prior art keywords
- silicon
- gas
- containing gas
- substrate
- nuclei
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H10P14/3454—
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0227—Pretreatment of the material to be coated by cleaning or etching
- C23C16/0236—Pretreatment of the material to be coated by cleaning or etching by etching with a reactive gas
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/24—Deposition of silicon only
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
- C23C16/45525—Atomic layer deposition [ALD]
- C23C16/45544—Atomic layer deposition [ALD] characterized by the apparatus
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/52—Controlling or regulating the coating process
-
- H10P14/24—
-
- H10P14/3211—
-
- H10P14/3411—
Definitions
- the present invention relates to a method of manufacturing a semiconductor device including a substrate processing process, and a substrate processing apparatus, and more particularly, to a method of manufacturing a semiconductor device including forming a silicon film and a substrate processing apparatus.
- a NAND flash memory developed after 2X-nm NAND flash memory has been suggested to be applied to a terabit cell array transistor (TCAT) using either a floating gate (FG) structure including a silicon film or the silicon film as a channel of a longitudinal transistor and to bit-cost scalable (BICS) technology so as to prevent interference from occurring between adjacent cells and reduce bit costs.
- TCAT terabit cell array transistor
- FG floating gate
- BICS bit-cost scalable
- the roughness (Rms) of the silicon film may be degraded, thereby preventing high carrier mobility from being achieved.
- the performance of the semiconductor device may not be sufficiently exhibited, thereby lowering the throughput.
- Japanese Patent Application Laid-Open No. H7-249600 discloses that after a silicon film is formed, a surface of the silicon film is polished using an abrasive to planarize the surface of the silicon film.
- pollutants or particles may be generated during polishing of a surface of a silicon film and may then be mixed with a substrate including the silicon film. In this case, the quality of the substrate or the performance of a semiconductor device may be degraded.
- a method of manufacturing a semiconductor device including forming a silicon film by performing a cycle at least twice, the cycle including a nucleus growth suppression process for supplying a chlorine-containing gas onto a substrate to suppress a growth of nuclei and control a local growth of silicon on the substrate and a nucleus formation process for supplying a silicon-containing gas onto the substrate to form silicon nuclei on the substrate, wherein a time required for the nucleus growth suppression process is less than or equal to a time required for the nucleus formation process.
- a substrate processing apparatus including a process chamber configured to process a substrate; a chlorine-containing gas supply system configured to supply at least a chlorine-containing gas into the process chamber; a silicon-containing gas supply system configured to supply at least a silicon-containing gas into the process chamber; and a controller configured to control at least the chlorine-containing gas supply system and the silicon-containing gas supply system to form a silicon film by performing a cycle at least twice including a nucleus growth suppression process for supplying the chlorine-containing gas onto the substrate to suppress a growth of nuclei and control a local growth of silicon on the substrate and a nucleus formation process for supplying the silicon-containing gas onto the substrate to form silicon nuclei on the substrate, wherein a time required for the nucleus growth suppression process is less than or equal to a time required for the nucleus formation process.
- FIG. 1 is a perspective view of a semiconductor manufacturing apparatus according to a first embodiment of the present invention.
- FIG. 2 shows a side cross-section of a structure of a processing furnace and each part of the substrate manufacturing apparatus according to the first embodiment of the present invention.
- FIG. 3 is a schematic view of the processing furnace and peripheral structures of the substrate manufacturing apparatus according to the first embodiment of the present invention.
- FIGS. 4A to 4D are schematic views illustrating a state of a substrate according to each process in the first embodiment of the present invention.
- FIG. 5 is a graph showing a result of forming a silicon film according to the first embodiment of the present invention.
- FIG. 1 is a perspective view of a semiconductor manufacturing apparatus 10 as a substrate processing apparatus according to the first embodiment of the present invention.
- the semiconductor manufacturing apparatus 10 is a batch-type vertical heat treatment apparatus and includes a housing 12 in which main parts are disposed.
- a Front Opening Unified Pod (FOUP) (hereinafter referred to as a pod) 16 which is a substrate receiver that receives a wafer 200 as a substrate formed of, for example, silicon (Si) or silicon carbide (SiC) is used as a wafer carrier.
- FOUP Front Opening Unified Pod
- a pod stage 18 is disposed in front of the housing 12 , and the pod 16 is conveyed to the pod stage 18 .
- 25 sheets of wafers 200 are received in the pod 16 , and the pod 16 is dosed with a cover and then placed on the pod stage 18 .
- a pod conveying device 20 is disposed at a front side of the housing 12 to face the pod stage 18 .
- a pod shelf 22 , a pod opener 24 , and a substrate number detector 26 are disposed near the pod conveying device 20 .
- the pod shelf 22 is disposed above the pod opener 24 and configured to hold a plurality of pods 16 while placing the plurality of pods 16 .
- the substrate number detector 26 is disposed adjacent to the pod opener 24 .
- the pod conveying device 20 conveys the pod 16 among the pod stage 18 , the pod shelf 22 , and the pod opener 24 .
- the pod opener 24 opens the cover of the pod 16
- the substrate number detector 26 detects the number of the wafers 200 in the pod 16 , the cover of which is open.
- the substrate transfer machine 28 may include an arm (tweezers) 32 , and is configured to be vertically rotated by a driving unit (not shown).
- the arm 32 may be used to take out, for example, five sheets of wafers 200 .
- the wafers 200 are transferred between the pod 16 disposed on a location of the pod opener 24 and the boat 217 .
- FIG. 2 is a schematic longitudinal cross-sectional view of a structure of a processing furnace 202 of a substrate processing apparatus according to an embodiment of the present invention.
- the processing furnace 202 includes a heater 206 as a heating device.
- the heater 206 has a tube shape, e.g., a cylindrical shape, and is vertically installed and supported by a heater base (not shown) which is a holding plate.
- a process tube 203 as a reaction tube having a concentric shape with the heater 206 is provided.
- the process tube 203 includes an inner tube 204 which is an internal reaction tube, and an outer tube 205 which is an external reaction tube installed at an outer side thereof.
- the inner tube 204 is formed of a heat-resistive material, e.g., quartz (SiO 2 ) or silicon carbide (SiC), and has a cylindrical shape having open upper and lower portions.
- a process chamber 201 is formed in a hollow portion of the inner tube 204 .
- the process chamber 201 is configured to receive the wafers 200 as substrates, in a state in which the wafers 200 are arranged in a vertically multi-layered structure in a horizontal posture using the boat 217 which will be described in detail below.
- the outer tube 205 is formed of a heat-resistive material, e.g., quartz (SiO 2 ) or silicon carbide (SiC).
- the outer tube 205 has an internal diameter that is greater than an external diameter of the inner tube 204 , has a cylindrical shape, an upper end of which is closed and a lower end of which is open, and has a concentric shape with the inner tube 204 .
- a manifold 209 is provided below the outer tube 205 to have a concentric shape with the outer tube 205 .
- the manifold 209 is formed of, for example, stainless steel, and has a cylindrical shape, upper and lower ends of which are open.
- the manifold 209 is engaged with the inner tube 204 and the outer tube 205 to support the inner tube 204 and the outer tube 205 .
- An O-ring 220 a is installed as a sealing member between the manifold 209 and the outer tube 205 . Since the manifold 209 is supported by the heater base (not shown), the process tube 203 is vertically maintained.
- a reaction container is formed mainly by the process tube 203 and the manifold 209 .
- nozzles 230 a, 230 b, and 230 c which are gas injection ports are installed to communicate with the inside of the process chamber 201 .
- Gas supply pipes 232 a, 232 b, and 232 c are connected to the nozzles 230 a, 230 b, and 230 c, respectively.
- a silicon-containing gas source 300 a, a chlorine-containing gas source 300 b, and an inert gas source 300 c are connected to upstream sides of the gas supply pipes 232 a, 232 b, and 232 c which are opposite to sides of the gas supply pipes 232 a, 232 b, and 232 c connected to the nozzles 230 a, 230 b, and 230 c via mass flow controllers (MFCs) 241 a, 241 b, and 241 c which are gas flow rate controllers and valves 310 a, 310 b, and 310 c which are switching devices.
- MFCs mass flow controllers
- a gas flow rate control unit 235 is electrically connected to the MFCs 241 a, 241 b, and 241 c so as to control a flow rate of gas to be supplied in a desired level at a desired timing.
- the nozzle 230 a that supplies a silicon-containing gas e.g., disilane gas (Si 2 H 6 )
- a silicon-containing gas e.g., disilane gas (Si 2 H 6 )
- At least one nozzle 230 a is located below rather than the range which is opposite the heater 206 , and is installed in the range which is opposite manifold 209 , and may be configured to supply the silicon-containing gas into the process chamber 201 .
- the nozzle 230 a is connected to the gas supply pipe 232 a.
- the gas supply pipe 232 a is connected to the silicon-containing gas source 300 a that supplies the silicon-containing gas, e.g., the disilane gas (Si 2 H 6 ) via the MFC 241 a as a flow rate controller (flow rate control member) and the valve 310 a.
- the supply flow rate, concentration, and partial pressure of the silicon-containing gas, e.g., the disilane gas (Si 2 H 6 ) which is supplied to the process chamber 201 may be controlled.
- a silicon-containing gas supply system provided as a gas supply system is mainly configured by the silicon-containing gas source 300 a, the valve 310 a, the MFC 241 a, the gas supply pipe 232 a, and the nozzle 230 a.
- the nozzle 230 b that supplies a chlorine-containing gas e.g., dichlorosilane gas (SiH 2 Cl 2 ) is formed of, for example, a quartz material, and is installed in the manifold 209 to pass through the manifold 209 .
- At least one nozzle 230 b is located below rather than the range which is opposite the heater 206 , and is installed in the range which is opposite manifold 209 , and may be configured to supply the chlorine-containing gas into the process chamber 201 .
- the nozzle 230 b is connected to the gas supply pipe 232 b.
- the gas supply pipe 232 b is connected to the chlorine-containing gas source 300 b that supplies the chlorine-containing gas, e.g., the dichlorosilane gas (SiH 2 Cl 2 ) via the MFC 241 b as a flow rate controller (flow rate control member) and the valve 310 b.
- the supply flow rate, concentration, and partial pressure of the chlorine-containing gas, e.g., the dichlorosilane gas (SiH 2 Cl 2 ) which is supplied into the process chamber 201 may be controlled.
- a chlorine-containing gas supply system provided as a gas supply system is mainly configured by the chlorine-containing gas source 300 b, the valve 310 b, the MFC 241 b, the gas supply pipe 232 b, and the nozzle 230 b.
- the nozzle 230 c that supplies an inert gas may be formed of, for example, a quartz material, and is formed in the manifold 209 to pass through the manifold 209 .
- At least one nozzle 230 c is located below rather than the range which is opposite the heater 206 , and is installed in the range which is opposite manifold 209 , and may be configured to supply the inert gas into the process chamber 201 .
- the nozzle 230 c is connected to the gas supply pipe 232 c.
- the gas supply pipe 232 c is connected to the inert gas source 300 c that supplies the inert gas, e.g., the nitrogen gas (N 2 ) via the MFC 241 c as a flow rate controller (flow rate control member) and the valve 310 c.
- the supply flow rate, concentration, and partial pressure of the inert gas, e.g., the nitrogen gas (N 2 ) which is supplied to the process chamber 201 may be controlled.
- An inert gas supply system provided as a gas supply system is mainly configured by the inert gas source 300 c, the valve 310 c, the MFC 241 c, the gas supply pipe 232 c, and the nozzle 230 c.
- the gas flow rate control unit 235 is electrically connected to the valves 310 a, 310 b, and 310 c and the MFCs 241 a, 241 b, and 241 c so as to control a gas supply amount, start of the gas supply, and end of the gas supply at desired timings.
- the nozzles 230 a, 230 b, and 230 c are installed in the range which is opposite 209 , the present invention is not limited thereto.
- at least some of the nozzles 230 a, 230 b, and 230 c may located below rather than the range which is opposite the heater 206 so as to supply the silicon-containing gas, the chlorine-containing gas, or the inert gas to a process region of a wafer.
- at least one L-shaped nozzle may be used, and a location at which gas is supplied may extend to the process region of the wafer in order to supply gas from at least one location to a region near the wafer.
- the nozzles 230 a, 230 b, and 230 c may be installed in a region facing either the manifold 209 or the heater 206 .
- the disilane gas (Si2H6) is used as the silicon-containing gas
- the present invention is not limited thereto and a high-order silane gas, e.g., silane gas (SiH 4 ) or trisilane gas (Si 3 H 8 ), or a combination of such high-degree silane gases may be used.
- the dichlorosilane gas (SiH 2 Cl 2 ) is used as the chlorine-containing gas
- the present invention is not limited thereto.
- a chloro silane-based gas e.g., trichlorosilane gas (SiHCl 3 ) or tetrachlorosilane gas (SiCl 4 ), chlorine gas (Cl 2 ) or hydrogen chloride gas (HCl), or a combination thereof may be used.
- nitrogen gas (N 2 ) is used as the inert gas
- the present invention is not limited thereto.
- a rare gas e.g., helium gas (He), neon gas (Ne), or argon gas (Ar)
- a combination of nitrogen gas (N 2 ) and a rare gas may be used.
- an exhaust pipe 231 is installed to exhaust an atmosphere in the process chamber 201 .
- the exhaust pipe 231 is disposed at a lower end portion of a tube-shaped space 250 formed by a gap between the inner tube 204 and the outer tube 205 , and connects to the tube-shaped space 250 .
- a vacuum exhaust device 246 e.g., a vacuum pump, is connected to a downstream side of the exhaust pipe 231 which is opposite to a side of the exhaust pipe 231 connected to the manifold 209 via a pressure sensor 245 which senses pressure and a pressure control device 242 .
- the vacuum exhaust device 246 is configured to perform vacuum-exhaust in such a manner that pressure in the process chamber 201 may be equal to a predetermined pressure (predetermined degree of vacuum).
- the pressure control device 242 and the pressure sensor 245 are electrically connected to a pressure control unit 236 .
- the pressure control unit 236 is configured to control the pressure control device 242 , based on pressure sensed by the pressure sensor 245 at a desired timing so that the pressure in the process chamber 201 may be equal to a desired pressure.
- a seal cap 219 is installed below the manifold 209 and functions as a furnace port lid configured to air-tightly close a lower end opening of the manifold 209 .
- the seal cap 219 is configured to abut a lower end of the manifold 209 from a lower side in a vertical direction.
- the seal cap 219 is formed of, for example, stainless steel, and has a disc shape.
- An O-ring 220 b which is a seal member that abuts a lower end of the manifold 209 is disposed on an upper surface of the seal cap 219 .
- a rotation mechanism 254 is installed to rotate the boat 217 .
- a rotation shaft 255 of the rotation mechanism 254 passes through the seal cap 219 to be connected to the boat 217 which will be described in detail below.
- the rotation mechanism 254 is configured to rotate the wafers 200 by rotating the boat 217 .
- the seal cap 219 is configured to be vertically moved by a boat elevator 115 which is an elevating mechanism vertically installed outside the process tube 203 . By vertically moving the seal cap 219 , the boat 217 may be loaded into or unloaded from the process chamber 201 .
- the rotation mechanism 254 and the boat elevator 115 are electrically connected to a driving control unit 237 so as to be controlled to perform a desired operation at a desired timing.
- the boat 217 which is a substrate holder is formed of a heat-resistive material, e.g., quartz or silicon carbide, and is configured to hold a plurality of sheets of wafers 200 in the form of a multi-layer structure by arranging the plurality of sheets of wafers 200 horizontally and concentrically.
- a plurality of sheets of insulating plates 216 formed of a heat-resistive material, e.g., quartz or silicon carbide, and having disc shapes are each horizontally placed below the boat 217 to form a multi-layer structure.
- heat generated from the heater 206 may be prevented from being delivered to the manifold 209 .
- a temperature sensor 263 is installed to sense temperature.
- a temperature control unit 238 is electrically connected to the heater 206 and the temperature sensor 263 so as to control the process chamber 201 to have a desired temperature distribution at a desired timing by controlling supply of current to the heater 206 , based on temperature information sensed by the temperature sensor 263 .
- the gas flow rate control unit 235 , the pressure control unit 236 , the driving control unit 237 , and the temperature control unit 238 form a manipulation unit and an input/output (I/O) unit, and are electrically connected to a main control unit 239 that controls overall operations of the substrate processing apparatus.
- the gas flow rate control unit 235 , the pressure control unit 236 , the driving control unit 237 , the temperature control unit 238 , and the main control unit 239 form a controller 240 .
- the boat 217 holding the several sheets of wafers 200 is lifted by the boat elevator 115 to be loaded into the process chamber 201 (boat loading) as illustrated in FIG. 2 .
- the seal cap 219 seals the lower end of the manifold 209 via the O-ring 220 b.
- the inside of the process chamber 201 is vacuum-exhausted to a desired degree of pressure (degree of vacuum) by the vacuum exhaust device 246 .
- pressure in the process chamber 201 is measured by the pressure sensor 245 , and is feedback-controlled by the pressure control device 242 , based on the measured pressure.
- the process chamber 201 is heated by the heater 206 so that the inside of the process chamber 201 has a desired temperature.
- a flow of current supplied to the heater 206 is feedback-controlled based on the temperature information sensed by the temperature sensor 263 , so that the inside of the process chamber 201 may have a desired temperature distribution.
- the wafers 200 are rotated by rotating the boat 217 by the rotation mechanism 254 .
- a silicon-containing gas is supplied as process gas from the silicon-containing gas source 300 a.
- the silicon-containing gas the flow rate of which is controlled to a desired level by the MFC 241 a is introduced into the process chamber 201 through the gas supply pipe 232 a and the nozzle 230 a.
- the introduced silicon-containing gas moves upward in the process chamber 201 , is discharged into the cylindrical space 250 through an upper end opening of the inner tube 204 , and is then exhausted via the exhaust pipe 231 .
- the silicon-containing gas contacts the surface of the wafer 200 when the silicon-containing gas passes through the process chamber 201 .
- a film e.g., a silicon film, is deposited on the wafers 200 by a thermal CVD reaction.
- an inert gas the flow rate of which is controlled to a desired level by the MFC 241 c, is supplied from the inert gas source 300 c to replace the atmosphere in the process chamber 201 with the inert gas, thereby allowing the pressure in the process chamber 201 to return to a normal pressure.
- the seal cap 219 is moved downward by the boat elevator 115 to open the lower end of the manifold 209 , and the processed wafer 200 is unloaded from the lower end of the manifold 209 to the outside of the process tube 203 while being held by the boat 217 (boat unloading). Then, the processed wafer 200 is discharged from the boat 217 (wafer discharging).
- a method of forming a film according to the first embodiment of the present invention will be described in greater detail.
- a desired film is formed on a substrate as described below according to a process included in a method of manufacturing a semiconductor device.
- FIGS. 4A to 4D are diagrams illustrating a state of a substrate according to each process in the first embodiment of the present invention.
- a chlorine-containing gas and a silicon-containing gas are supplied onto a wafer 200 which is a substrate to form a silicon film having a predetermined thickness thereon.
- the silicon film having the predetermined thickness may be formed by controlling a thickness distribution in a plane of the silicon film formed on the wafer 200 , as will be described in detail below.
- This process is performed to suppress local growth of nuclei (impurities generated on a substrate in an initial stage, formed silicon nuclei, etc.) by partially removing the nuclei or suppressing the growth of the nuclei.
- nuclei impurities generated on a substrate in an initial stage, formed silicon nuclei, etc.
- the growth of the silicon nuclei is suppressed by supplying the chlorine-containing gas for a predetermined time, suppressing the growth of the formed silicon nuclei illustrated in FIG. 4A and separating some silicon nuclei from the wafer 200 , as illustrated in FIG. 4B .
- dichlorosilane (SiH 2 Cl 2 ) gas is used as the chlorine-containing gas
- the present invention is not limited thereto.
- trichlorosilane gas (SiHCl 3 ), tetrachlorosilane gas (SiCl 4 ), chlorine gas (Cl 2 ), hydrogen chloride gas (HCl), or a combination thereof may be used.
- conditions of processing the wafer 200 in the process chamber 201 i.e., conditions of suppressing the growth of the silicon nuclei on the wafer 200 using the dichlorosilane (SiH 2 Cl 2 ) gas, may include the following:
- Process temperature equal to or greater than 300° C. and is less than or equal to 500° C.
- Process pressure equal to or greater than 10 Pa and is less than or equal to 1,330 Pa
- the growth of the silicon nuclei on the wafer 200 may be suppressed.
- This operation is performed to form silicon nuclei on the wafer 200 which is the substrate.
- the silicon nuclei can be formed on the entire wafer 200 by repeatedly performing one cycle including the nucleus growth suppression process and the nucleus formation process twice or more.
- a process of forming a film, e.g., an amorphous silicon film, on the wafer 200 formed of silicon will now be described. As illustrated in FIG. 4A , at least silicon-containing gas is supplied into the process chamber 201 for a predetermined time so as to form silicon nuclei on the wafer 200 .
- Silane gas (SiH 4 ), disilane gas (Si 2 H 6 ), or a combination thereof may be used as the silicon-containing gas.
- conditions of processing the wafer 200 in the process chamber 201 i.e., conditions of forming the silicon nuclei on the wafer 200 using the disilane gas (Si 2 H 6 ), may include the following:
- Process temperature equal to or greater than 300° C. and is less than or equal to 500° C.
- Process pressure equal to or greater than 10 Pa and is less than or equal to 1,330 Pa
- the silicon nuclei may be formed on the wafer 200 .
- the nucleus formation process is performed to form the silicon nuclei on the wafer 200 , thereby forming new silicon nuclei as illustrated in FIG. 4C .
- the nucleus formation process is performed to form the silicon nuclei on the wafer 200 , thereby forming new silicon nuclei as illustrated in FIG. 4C .
- silicon nuclei are evenly formed on the wafer 200 as illustrated in FIG. 4D .
- a silicon film is formed on the wafer 200 by growing the formed silicon nuclei.
- the silicon nuclei formed on the wafer 200 may be coarsened to grow as the silicon film by further supplying the silicon-containing gas. However, when the silicon nuclei are coarsened to grow as the silicon film, although the growth of the formed silicon nuclei is promoted, silicon nuclei are formed late on portions of the wafer 200 at which no silicon nuclei are present. Thus, the sizes of the silicon nuclei formed on the wafer 200 may not be the same. In this case, the silicon film formed on the wafer 200 has an uneven thickness distribution.
- the silicon-containing gas is first supplied once for a predetermined time, and then, the chlorine-containing gas is supplied to delay the coarsening of the silicon nuclei formed on the wafer 200 when the silicon-containing gas was supplied once. Then, the silicon-containing gas is supplied for a predetermined time so as to form silicon nuclei on portions of the wafer 200 on which no silicon nuclei were formed when the silicon-containing gas was first supplied. That is, the sizes of silicon nuclei can be uniformized by forming new silicon nuclei while suppressing the growth of silicon nuclei that are first formed.
- silicon nucleus growth suppression and silicon nucleus formation may be repeatedly performed to evenly form silicon nuclei on the wafer 200 .
- the thickness distribution of the formed silicon film on the wafer 200 may be improved by controlling the growth of the evenly formed silicon nuclei.
- An oxide silicon film may be formed on the wafer 200 , and an amorphous silicon film may be formed on the oxide silicon film as described above.
- an adhesive strength between the amorphous silicon film and the oxide silicon film is high, it is possible to prevent the performance of a semiconductor device from being degraded and the throughput from being lowered.
- preprocessing may be performed before the nucleus formation process is performed.
- impurities adhered onto the wafer 200 may be removed to form the silicon film without causing the growth of the silicon nuclei to be interfered with by the impurities.
- the atmosphere in a reaction furnace may be replaced with vacuum or nitrogen gas (N 2 ) by supplying the nitrogen gas between the nucleus growth suppression process and the nucleus formation process.
- N 2 nitrogen gas
- ALD atomic layer deposition
- the seal cap 219 is moved downward by a lifting motor 122 to open the lower end of the manifold 209 , the boat 217 holding the processed wafer 200 is unloaded from the lower end of the manifold 209 to the outside of the process chamber 201 (boat unloading), and the boat 217 stands by at a predetermined location until all wafers 200 supported in the boat 217 are cooled.
- the stand-by wafers 200 in the boat 217 are cooled to a predetermined temperature
- the wafers 200 are unloaded from the boat 218 by the substrate transfer unit 28 , and transferred to and received in the pod 16 that is unoccupied and set in the pod opener 24 .
- the pod 16 receiving the wafers 200 is transferred to the pod shelf 22 or the pod stage 18 by the pod conveying device 20 , thereby completing the operations of the semiconductor manufacture apparatus 10 .
- FIG. 5 is a graph showing a result of forming a silicon film as described above.
- Sample data in the graph of FIG. 5 shows results when a time required to form nuclei was X [sec.] and when times required to suppress the growth of the nuclei were 0.4X, X, and 2X [sec.].
- X time required to form nuclei
- 2X time required to suppress the growth of the nuclei
- the right vertical axis denotes a thickness [ ⁇ ] of a silicon film formed on a wafer according to each of conditions
- the left vertical axis denotes a variation in thickness distribution [ ⁇ ] of the silicon film on the wafer
- the horizontal axis denotes a ratio [ ⁇ ] between a time required for nucleus formation suppression and a time required for nucleus formation.
- the variation in the thickness distribution [ ⁇ ] denotes the difference between a maximum thickness and a minimum thickness of the silicon film on the wafer. When the variation in the thickness distribution [ ⁇ ] is small, it means that the formed silicon film is evenly formed on the wafer.
- a silicon film having an improved thickness distribution can be formed.
- An insulating film of silicon can be evenly formed, particularly, when (1) is applied to a semiconductor manufacture process.
- a time required for nucleus growth suppression may be between 0.4 and 1 times a time required for nucleus formation.
- a semiconductor device having high performance can be stably manufactured, thereby improving the throughput.
- the second embodiment is a modified example of the first embodiment of the present invention, in which nucleus formation is performed to form a film after repeatedly performing one cycle including a nucleus growth suppression process and a nucleus formation process twice or more, as will be described in detail below.
- the growth of the formed silicon nuclei is controlled by supplying a chlorine-containing gas for a predetermined time.
- dichlorosilane gas (SiH 2 Cl 2 ) is used as the chlorine-containing gas
- the present invention is not limited thereto.
- trichlorosilane gas SiHCl 3
- tetrachlorosilane gas SiCl 4
- chlorine gas Cl 2
- hydrogen chloride gas HCl
- conditions of processing the wafer 200 in the process chamber 201 i.e., conditions of suppressing the growth of the silicon nuclei on the wafer 200 using the dichlorosilane gas (SiH 2 Cl 2 ), may include the following:
- Process temperature equal to or greater than 300° C. and is less than or equal to 500° C.
- Process pressure equal to or greater than 10 Pa and is less than or equal to 1,330 Pa
- the growth of the silicon nuclei on the wafer 200 may be suppressed.
- a process of forming a film, e.g., an amorphous silicon film, on the wafer 200 which is a substrate formed of silicon will now be described.
- silicon nuclei are formed on the wafer 200 by supplying at least silicon-containing gas into the process chamber 201 .
- Silane gas (SiH 4 ), disilane gas (Si 2 H 6 ), or a combination thereof may be used as the silicon-containing gas.
- conditions of processing the wafer 200 in the process chamber 201 i.e., conditions of forming silicon nuclei on the wafer 200 using the disilane gas (Si 2 H 6 ), may include the following:
- Process temperature equal to or greater than 300° C. and is less than or equal to 500° C.
- Process pressure equal to or greater than 10 Pa and is less than or equal to 1,330 Pa
- the silicon nuclei may be formed on the wafer 200 .
- This process is performed to grow the silicon nuclei formed on the entire wafer 200 after one cycle including the nucleus growth suppression process and the nucleus formation process is performed twice or more.
- a silicon film is formed by supplying a silicon-containing gas for a predetermined time to grow the formed silicon nuclei.
- Silane gas (SiH 4 ), disilane gas (Si 2 H 6 ), or a combination thereof may be used as the silicon-containing gas.
- conditions of processing the wafer 200 in the process chamber 201 i.e., conditions of controlling the growth of the silicon nuclei on the wafer 200 by using the silane gas (SiH 4 ), may include the following:
- Process temperature equal to or greater than 300° C. and is less than or equal to 500° C.
- Process pressure equal to or greater than 10 Pa and is less than or equal to 1,330 Pa
- the silicon nuclei formed on the wafer 200 may be grown to become a silicon film.
- the silicon film may be formed by efficiently growing the silicon nuclei evenly formed on the wafer 200 .
- a silicon film can be formed by efficiently growing the silicon nuclei.
- the present invention may be applied not only to batch-type apparatuses but also to single-type apparatuses.
- the preset invention has been described above with respect to formation of a polysilicon film, but may also be applied to formation of an epitaxial film or a CVD film, e.g., a silicon nitride film.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical Vapour Deposition (AREA)
- Crystallography & Structural Chemistry (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
A film is formed on a substrate by performing a cycle at least twice, the cycle including a nucleus formation process for forming nuclei on the substrate and a nucleus growth suppression process for suppressing growth of the nuclei. A time required for the nucleus growth suppression process is less than or equal to a time required for the nucleus formation process. Alternatively, the nucleus formation process is further performed after the cycle is repeatedly performed a plurality of times.
Description
- This U.S. non-provisional patent application claims priority under 35 U.S.C. §119 of Japanese Patent Application No. 2010-195662, filed on Sep. 1, 2010, in the Japanese Patent Office, and International Patent Application No. PCT/JP2011/069319, filed on Aug. 26, 2011, in the WIPO, the entire contents of which are hereby incorporated by reference.
- 1. Field of the Invention
- The present invention relates to a method of manufacturing a semiconductor device including a substrate processing process, and a substrate processing apparatus, and more particularly, to a method of manufacturing a semiconductor device including forming a silicon film and a substrate processing apparatus.
- 2. Description of the Related Art
- In one process of a manufacturing process of a semiconductor device, a NAND flash memory developed after 2X-nm NAND flash memory has been suggested to be applied to a terabit cell array transistor (TCAT) using either a floating gate (FG) structure including a silicon film or the silicon film as a channel of a longitudinal transistor and to bit-cost scalable (BICS) technology so as to prevent interference from occurring between adjacent cells and reduce bit costs.
- However, when the silicon film is used in this case, the roughness (Rms) of the silicon film may be degraded, thereby preventing high carrier mobility from being achieved. Also, when the silicon film is used as a part of a semiconductor device, the performance of the semiconductor device may not be sufficiently exhibited, thereby lowering the throughput.
- On the other hand, Japanese Patent Application Laid-Open No. H7-249600 discloses that after a silicon film is formed, a surface of the silicon film is polished using an abrasive to planarize the surface of the silicon film.
- However, pollutants or particles may be generated during polishing of a surface of a silicon film and may then be mixed with a substrate including the silicon film. In this case, the quality of the substrate or the performance of a semiconductor device may be degraded.
- It is an object of the present invention to provide a method of manufacturing a semiconductor device, which is capable of preventing the quality of a substrate or the performance of the semiconductor device from being degraded, and a substrate processing apparatus.
- According to one aspect of the present invention, there is provided a method of manufacturing a semiconductor device, the method including forming a silicon film by performing a cycle at least twice, the cycle including a nucleus growth suppression process for supplying a chlorine-containing gas onto a substrate to suppress a growth of nuclei and control a local growth of silicon on the substrate and a nucleus formation process for supplying a silicon-containing gas onto the substrate to form silicon nuclei on the substrate, wherein a time required for the nucleus growth suppression process is less than or equal to a time required for the nucleus formation process.
- According to another aspect of the present invention, there is provided a substrate processing apparatus including a process chamber configured to process a substrate; a chlorine-containing gas supply system configured to supply at least a chlorine-containing gas into the process chamber; a silicon-containing gas supply system configured to supply at least a silicon-containing gas into the process chamber; and a controller configured to control at least the chlorine-containing gas supply system and the silicon-containing gas supply system to form a silicon film by performing a cycle at least twice including a nucleus growth suppression process for supplying the chlorine-containing gas onto the substrate to suppress a growth of nuclei and control a local growth of silicon on the substrate and a nucleus formation process for supplying the silicon-containing gas onto the substrate to form silicon nuclei on the substrate, wherein a time required for the nucleus growth suppression process is less than or equal to a time required for the nucleus formation process.
-
FIG. 1 is a perspective view of a semiconductor manufacturing apparatus according to a first embodiment of the present invention. -
FIG. 2 shows a side cross-section of a structure of a processing furnace and each part of the substrate manufacturing apparatus according to the first embodiment of the present invention. -
FIG. 3 is a schematic view of the processing furnace and peripheral structures of the substrate manufacturing apparatus according to the first embodiment of the present invention. -
FIGS. 4A to 4D are schematic views illustrating a state of a substrate according to each process in the first embodiment of the present invention. -
FIG. 5 is a graph showing a result of forming a silicon film according to the first embodiment of the present invention. - Hereinafter, the first embodiment of the present invention will be described in detail with reference to the appended drawings.
FIG. 1 is a perspective view of asemiconductor manufacturing apparatus 10 as a substrate processing apparatus according to the first embodiment of the present invention. Thesemiconductor manufacturing apparatus 10 is a batch-type vertical heat treatment apparatus and includes ahousing 12 in which main parts are disposed. In thesemiconductor manufacturing device 10, a Front Opening Unified Pod (FOUP) (hereinafter referred to as a pod) 16 which is a substrate receiver that receives awafer 200 as a substrate formed of, for example, silicon (Si) or silicon carbide (SiC) is used as a wafer carrier. A pod stage 18 is disposed in front of thehousing 12, and the pod 16 is conveyed to the pod stage 18. For example, 25 sheets ofwafers 200 are received in the pod 16, and the pod 16 is dosed with a cover and then placed on the pod stage 18. - In the
housing 12, apod conveying device 20 is disposed at a front side of thehousing 12 to face the pod stage 18. Apod shelf 22, a pod opener 24, and a substrate number detector 26 are disposed near thepod conveying device 20. Thepod shelf 22 is disposed above the pod opener 24 and configured to hold a plurality of pods 16 while placing the plurality of pods 16. The substrate number detector 26 is disposed adjacent to the pod opener 24. Thepod conveying device 20 conveys the pod 16 among the pod stage 18, thepod shelf 22, and the pod opener 24. The pod opener 24 opens the cover of the pod 16, and the substrate number detector 26 detects the number of thewafers 200 in the pod 16, the cover of which is open. - In the
housing 12, asubstrate transfer machine 28 and aboat 217 which is a substrate holder are disposed. Thesubstrate transfer machine 28 may include an arm (tweezers) 32, and is configured to be vertically rotated by a driving unit (not shown). Thearm 32 may be used to take out, for example, five sheets ofwafers 200. By moving thearm 32, thewafers 200 are transferred between the pod 16 disposed on a location of the pod opener 24 and theboat 217. -
FIG. 2 is a schematic longitudinal cross-sectional view of a structure of aprocessing furnace 202 of a substrate processing apparatus according to an embodiment of the present invention. - As illustrated in
FIG. 2 , theprocessing furnace 202 includes aheater 206 as a heating device. Theheater 206 has a tube shape, e.g., a cylindrical shape, and is vertically installed and supported by a heater base (not shown) which is a holding plate. - In the
heater 206, aprocess tube 203 as a reaction tube having a concentric shape with theheater 206 is provided. Theprocess tube 203 includes aninner tube 204 which is an internal reaction tube, and anouter tube 205 which is an external reaction tube installed at an outer side thereof. Theinner tube 204 is formed of a heat-resistive material, e.g., quartz (SiO2) or silicon carbide (SiC), and has a cylindrical shape having open upper and lower portions. Aprocess chamber 201 is formed in a hollow portion of theinner tube 204. Theprocess chamber 201 is configured to receive thewafers 200 as substrates, in a state in which thewafers 200 are arranged in a vertically multi-layered structure in a horizontal posture using theboat 217 which will be described in detail below. Theouter tube 205 is formed of a heat-resistive material, e.g., quartz (SiO2) or silicon carbide (SiC). Theouter tube 205 has an internal diameter that is greater than an external diameter of theinner tube 204, has a cylindrical shape, an upper end of which is closed and a lower end of which is open, and has a concentric shape with theinner tube 204. - A
manifold 209 is provided below theouter tube 205 to have a concentric shape with theouter tube 205. Themanifold 209 is formed of, for example, stainless steel, and has a cylindrical shape, upper and lower ends of which are open. Themanifold 209 is engaged with theinner tube 204 and theouter tube 205 to support theinner tube 204 and theouter tube 205. An O-ring 220 a is installed as a sealing member between themanifold 209 and theouter tube 205. Since themanifold 209 is supported by the heater base (not shown), theprocess tube 203 is vertically maintained. A reaction container is formed mainly by theprocess tube 203 and themanifold 209. - In the
manifold 209, 230 a, 230 b, and 230 c which are gas injection ports are installed to communicate with the inside of thenozzles process chamber 201. 232 a, 232 b, and 232 c are connected to theGas supply pipes 230 a, 230 b, and 230 c, respectively. A silicon-containingnozzles gas source 300 a, a chlorine-containinggas source 300 b, and aninert gas source 300 c are connected to upstream sides of the 232 a, 232 b, and 232 c which are opposite to sides of thegas supply pipes 232 a, 232 b, and 232 c connected to thegas supply pipes 230 a, 230 b, and 230 c via mass flow controllers (MFCs) 241 a, 241 b, and 241 c which are gas flow rate controllers andnozzles 310 a, 310 b, and 310 c which are switching devices. A gas flowvalves rate control unit 235 is electrically connected to the 241 a, 241 b, and 241 c so as to control a flow rate of gas to be supplied in a desired level at a desired timing.MFCs - The
nozzle 230 a that supplies a silicon-containing gas, e.g., disilane gas (Si2H6), is formed of, for example, a quartz material and is installed in themanifold 209 to pass through themanifold 209. At least onenozzle 230 a is located below rather than the range which is opposite theheater 206, and is installed in the range which isopposite manifold 209, and may be configured to supply the silicon-containing gas into theprocess chamber 201. Thenozzle 230 a is connected to thegas supply pipe 232 a. Thegas supply pipe 232 a is connected to the silicon-containinggas source 300 a that supplies the silicon-containing gas, e.g., the disilane gas (Si2H6) via theMFC 241 a as a flow rate controller (flow rate control member) and the valve 310 a. Thus, the supply flow rate, concentration, and partial pressure of the silicon-containing gas, e.g., the disilane gas (Si2H6), which is supplied to theprocess chamber 201 may be controlled. A silicon-containing gas supply system provided as a gas supply system is mainly configured by the silicon-containinggas source 300 a, the valve 310 a, theMFC 241 a, thegas supply pipe 232 a, and thenozzle 230 a. - The
nozzle 230 b that supplies a chlorine-containing gas, e.g., dichlorosilane gas (SiH2Cl2) is formed of, for example, a quartz material, and is installed in the manifold 209 to pass through themanifold 209. At least onenozzle 230 b is located below rather than the range which is opposite theheater 206, and is installed in the range which isopposite manifold 209, and may be configured to supply the chlorine-containing gas into theprocess chamber 201. Thenozzle 230 b is connected to thegas supply pipe 232 b. Thegas supply pipe 232 b is connected to the chlorine-containinggas source 300 b that supplies the chlorine-containing gas, e.g., the dichlorosilane gas (SiH2Cl2) via theMFC 241 b as a flow rate controller (flow rate control member) and thevalve 310 b. Thus, the supply flow rate, concentration, and partial pressure of the chlorine-containing gas, e.g., the dichlorosilane gas (SiH2Cl2), which is supplied into theprocess chamber 201 may be controlled. A chlorine-containing gas supply system provided as a gas supply system is mainly configured by the chlorine-containinggas source 300 b, thevalve 310 b, theMFC 241 b, thegas supply pipe 232 b, and thenozzle 230 b. - The
nozzle 230 c that supplies an inert gas, e.g., nitrogen gas (N2), may be formed of, for example, a quartz material, and is formed in the manifold 209 to pass through themanifold 209. At least onenozzle 230 c is located below rather than the range which is opposite theheater 206, and is installed in the range which isopposite manifold 209, and may be configured to supply the inert gas into theprocess chamber 201. Thenozzle 230 c is connected to thegas supply pipe 232 c. Thegas supply pipe 232 c is connected to theinert gas source 300 c that supplies the inert gas, e.g., the nitrogen gas (N2) via theMFC 241 c as a flow rate controller (flow rate control member) and thevalve 310 c. Thus, the supply flow rate, concentration, and partial pressure of the inert gas, e.g., the nitrogen gas (N2), which is supplied to theprocess chamber 201 may be controlled. An inert gas supply system provided as a gas supply system is mainly configured by theinert gas source 300 c, thevalve 310 c, theMFC 241 c, thegas supply pipe 232 c, and thenozzle 230 c. - The gas flow
rate control unit 235 is electrically connected to the 310 a, 310 b, and 310 c and thevalves 241 a, 241 b, and 241 c so as to control a gas supply amount, start of the gas supply, and end of the gas supply at desired timings.MFCs - Although, in the present embodiment, the
230 a, 230 b, and 230 c are installed in the range which is opposite 209, the present invention is not limited thereto. For example, at least some of thenozzles 230 a, 230 b, and 230 c may located below rather than the range which is opposite thenozzles heater 206 so as to supply the silicon-containing gas, the chlorine-containing gas, or the inert gas to a process region of a wafer. For example, at least one L-shaped nozzle may be used, and a location at which gas is supplied may extend to the process region of the wafer in order to supply gas from at least one location to a region near the wafer. Furthermore, the 230 a, 230 b, and 230 c may be installed in a region facing either the manifold 209 or thenozzles heater 206. - Also, although, in the present embodiment, the disilane gas (Si2H6) is used as the silicon-containing gas, the present invention is not limited thereto and a high-order silane gas, e.g., silane gas (SiH4) or trisilane gas (Si3H8), or a combination of such high-degree silane gases may be used.
- Also, although, in the present embodiment, the dichlorosilane gas (SiH2Cl2) is used as the chlorine-containing gas, the present invention is not limited thereto. For example, a chloro silane-based gas, e.g., trichlorosilane gas (SiHCl3) or tetrachlorosilane gas (SiCl4), chlorine gas (Cl2) or hydrogen chloride gas (HCl), or a combination thereof may be used.
- Also, although, in the present embodiment, nitrogen gas (N2) is used as the inert gas, the present invention is not limited thereto. For example, a rare gas, e.g., helium gas (He), neon gas (Ne), or argon gas (Ar), may be used or a combination of nitrogen gas (N2) and a rare gas may be used.
- In the manifold 209, an
exhaust pipe 231 is installed to exhaust an atmosphere in theprocess chamber 201. Theexhaust pipe 231 is disposed at a lower end portion of a tube-shapedspace 250 formed by a gap between theinner tube 204 and theouter tube 205, and connects to the tube-shapedspace 250. Avacuum exhaust device 246, e.g., a vacuum pump, is connected to a downstream side of theexhaust pipe 231 which is opposite to a side of theexhaust pipe 231 connected to the manifold 209 via apressure sensor 245 which senses pressure and apressure control device 242. Thevacuum exhaust device 246 is configured to perform vacuum-exhaust in such a manner that pressure in theprocess chamber 201 may be equal to a predetermined pressure (predetermined degree of vacuum). Thepressure control device 242 and thepressure sensor 245 are electrically connected to a pressure control unit 236. The pressure control unit 236 is configured to control thepressure control device 242, based on pressure sensed by thepressure sensor 245 at a desired timing so that the pressure in theprocess chamber 201 may be equal to a desired pressure. - A
seal cap 219 is installed below themanifold 209 and functions as a furnace port lid configured to air-tightly close a lower end opening of themanifold 209. Theseal cap 219 is configured to abut a lower end of the manifold 209 from a lower side in a vertical direction. Theseal cap 219 is formed of, for example, stainless steel, and has a disc shape. An O-ring 220 b which is a seal member that abuts a lower end of the manifold 209 is disposed on an upper surface of theseal cap 219. At a side of theseal cap 219 opposite to theprocess chamber 201, arotation mechanism 254 is installed to rotate theboat 217. Arotation shaft 255 of therotation mechanism 254 passes through theseal cap 219 to be connected to theboat 217 which will be described in detail below. Therotation mechanism 254 is configured to rotate thewafers 200 by rotating theboat 217. Theseal cap 219 is configured to be vertically moved by aboat elevator 115 which is an elevating mechanism vertically installed outside theprocess tube 203. By vertically moving theseal cap 219, theboat 217 may be loaded into or unloaded from theprocess chamber 201. Therotation mechanism 254 and theboat elevator 115 are electrically connected to a drivingcontrol unit 237 so as to be controlled to perform a desired operation at a desired timing. - The
boat 217 which is a substrate holder is formed of a heat-resistive material, e.g., quartz or silicon carbide, and is configured to hold a plurality of sheets ofwafers 200 in the form of a multi-layer structure by arranging the plurality of sheets ofwafers 200 horizontally and concentrically. A plurality of sheets of insulatingplates 216 formed of a heat-resistive material, e.g., quartz or silicon carbide, and having disc shapes are each horizontally placed below theboat 217 to form a multi-layer structure. Thus, heat generated from theheater 206 may be prevented from being delivered to themanifold 209. - In the
process tube 203, atemperature sensor 263 is installed to sense temperature. Atemperature control unit 238 is electrically connected to theheater 206 and thetemperature sensor 263 so as to control theprocess chamber 201 to have a desired temperature distribution at a desired timing by controlling supply of current to theheater 206, based on temperature information sensed by thetemperature sensor 263. - The gas flow
rate control unit 235, the pressure control unit 236, the drivingcontrol unit 237, and thetemperature control unit 238 form a manipulation unit and an input/output (I/O) unit, and are electrically connected to amain control unit 239 that controls overall operations of the substrate processing apparatus. The gas flowrate control unit 235, the pressure control unit 236, the drivingcontrol unit 237, thetemperature control unit 238, and themain control unit 239 form acontroller 240. - Next, a method of forming a silicon film on a
wafer 200 by chemical vapor deposition (CVD) using theprocessing furnace 202 described above, which is a process included in a method of manufacturing a semiconductor device, will be described below. In the description below, operations of the elements of the substrate processing apparatus are controlled by thecontroller 240. - When several sheets of
wafers 200 are loaded into the boat 217 (wafer charging), theboat 217 holding the several sheets ofwafers 200 is lifted by theboat elevator 115 to be loaded into the process chamber 201 (boat loading) as illustrated inFIG. 2 . In this state, theseal cap 219 seals the lower end of the manifold 209 via the O-ring 220 b. - The inside of the
process chamber 201 is vacuum-exhausted to a desired degree of pressure (degree of vacuum) by thevacuum exhaust device 246. In this case, pressure in theprocess chamber 201 is measured by thepressure sensor 245, and is feedback-controlled by thepressure control device 242, based on the measured pressure. Theprocess chamber 201 is heated by theheater 206 so that the inside of theprocess chamber 201 has a desired temperature. In this case, a flow of current supplied to theheater 206 is feedback-controlled based on the temperature information sensed by thetemperature sensor 263, so that the inside of theprocess chamber 201 may have a desired temperature distribution. Then, thewafers 200 are rotated by rotating theboat 217 by therotation mechanism 254. - Then, as illustrated in
FIG. 2 , for example, a silicon-containing gas is supplied as process gas from the silicon-containinggas source 300 a. The silicon-containing gas, the flow rate of which is controlled to a desired level by theMFC 241 a is introduced into theprocess chamber 201 through thegas supply pipe 232 a and thenozzle 230 a. Then, the introduced silicon-containing gas moves upward in theprocess chamber 201, is discharged into thecylindrical space 250 through an upper end opening of theinner tube 204, and is then exhausted via theexhaust pipe 231. The silicon-containing gas contacts the surface of thewafer 200 when the silicon-containing gas passes through theprocess chamber 201. In this case, a film, e.g., a silicon film, is deposited on thewafers 200 by a thermal CVD reaction. - After a predetermined time has elapsed, an inert gas, the flow rate of which is controlled to a desired level by the
MFC 241 c, is supplied from theinert gas source 300 c to replace the atmosphere in theprocess chamber 201 with the inert gas, thereby allowing the pressure in theprocess chamber 201 to return to a normal pressure. - Then, the
seal cap 219 is moved downward by theboat elevator 115 to open the lower end of the manifold 209, and the processedwafer 200 is unloaded from the lower end of the manifold 209 to the outside of theprocess tube 203 while being held by the boat 217 (boat unloading). Then, the processedwafer 200 is discharged from the boat 217 (wafer discharging). - Next, a method of forming a film according to the first embodiment of the present invention will be described in greater detail. By using the
semiconductor manufacturing apparatus 10 described above, a desired film is formed on a substrate as described below according to a process included in a method of manufacturing a semiconductor device. -
FIGS. 4A to 4D are diagrams illustrating a state of a substrate according to each process in the first embodiment of the present invention. As illustrated inFIGS. 4A to 4D , according to the first embodiment of the present invention, a chlorine-containing gas and a silicon-containing gas are supplied onto awafer 200 which is a substrate to form a silicon film having a predetermined thickness thereon. Thus, the silicon film having the predetermined thickness may be formed by controlling a thickness distribution in a plane of the silicon film formed on thewafer 200, as will be described in detail below. - First, each process will be described in detail below.
- <Nucleus Growth Suppression Process>
- This process is performed to suppress local growth of nuclei (impurities generated on a substrate in an initial stage, formed silicon nuclei, etc.) by partially removing the nuclei or suppressing the growth of the nuclei. As described above, while silicon nuclei are formed on the
wafer 200, the growth of the silicon nuclei is suppressed by supplying the chlorine-containing gas for a predetermined time, suppressing the growth of the formed silicon nuclei illustrated inFIG. 4A and separating some silicon nuclei from thewafer 200, as illustrated inFIG. 4B . - Although, in the present embodiment, dichlorosilane (SiH2Cl2) gas is used as the chlorine-containing gas, the present invention is not limited thereto. For example, trichlorosilane gas (SiHCl3), tetrachlorosilane gas (SiCl4), chlorine gas (Cl2), hydrogen chloride gas (HCl), or a combination thereof may be used.
- As an example, in the present embodiment, conditions of processing the
wafer 200 in theprocess chamber 201, i.e., conditions of suppressing the growth of the silicon nuclei on thewafer 200 using the dichlorosilane (SiH2Cl2) gas, may include the following: - Process temperature: equal to or greater than 300° C. and is less than or equal to 500° C.,
- Process pressure: equal to or greater than 10 Pa and is less than or equal to 1,330 Pa, and
- Supply flow rate of the dichlorosilane (SiH2Cl2) gas: equal to or greater than 10 sccm and is less than or equal to 5,000 sccm,
- By maintaining the above conditions to fall constantly within the ranges described above, the growth of the silicon nuclei on the
wafer 200 may be suppressed. - <Nucleus Formation Process>
- This operation is performed to form silicon nuclei on the
wafer 200 which is the substrate. The silicon nuclei can be formed on theentire wafer 200 by repeatedly performing one cycle including the nucleus growth suppression process and the nucleus formation process twice or more. A process of forming a film, e.g., an amorphous silicon film, on thewafer 200 formed of silicon will now be described. As illustrated inFIG. 4A , at least silicon-containing gas is supplied into theprocess chamber 201 for a predetermined time so as to form silicon nuclei on thewafer 200. - Silane gas (SiH4), disilane gas (Si2H6), or a combination thereof may be used as the silicon-containing gas.
- As an example, in the present embodiment, conditions of processing the
wafer 200 in theprocess chamber 201, i.e., conditions of forming the silicon nuclei on thewafer 200 using the disilane gas (Si2H6), may include the following: - Process temperature: equal to or greater than 300° C. and is less than or equal to 500° C.,
- Process pressure: equal to or greater than 10 Pa and is less than or equal to 1,330 Pa, and
- Supply flow rate of the disilane gas (Si2H6): equal to or greater than 10 sccm and is less than or equal to 5,000 sccm
- By maintaining the above conditions to fall constantly within the ranges described above, the silicon nuclei may be formed on the
wafer 200. - After the nucleus growth suppression process is performed, the nucleus formation process is performed to form the silicon nuclei on the
wafer 200, thereby forming new silicon nuclei as illustrated inFIG. 4C . By repeatedly performing one cycle including the nucleus growth suppression process (seeFIG. 4B ) and the nucleus formation process (seeFIG. 4C ) twice or more, silicon nuclei are evenly formed on thewafer 200 as illustrated inFIG. 4D . Then, a silicon film is formed on thewafer 200 by growing the formed silicon nuclei. - Here, a mechanism of controlling the growth of the silicon nuclei will be described.
- The silicon nuclei formed on the
wafer 200 may be coarsened to grow as the silicon film by further supplying the silicon-containing gas. However, when the silicon nuclei are coarsened to grow as the silicon film, although the growth of the formed silicon nuclei is promoted, silicon nuclei are formed late on portions of thewafer 200 at which no silicon nuclei are present. Thus, the sizes of the silicon nuclei formed on thewafer 200 may not be the same. In this case, the silicon film formed on thewafer 200 has an uneven thickness distribution. - Accordingly, according to the present embodiment, as described above, first, the silicon-containing gas is first supplied once for a predetermined time, and then, the chlorine-containing gas is supplied to delay the coarsening of the silicon nuclei formed on the
wafer 200 when the silicon-containing gas was supplied once. Then, the silicon-containing gas is supplied for a predetermined time so as to form silicon nuclei on portions of thewafer 200 on which no silicon nuclei were formed when the silicon-containing gas was first supplied. That is, the sizes of silicon nuclei can be uniformized by forming new silicon nuclei while suppressing the growth of silicon nuclei that are first formed. - As described above, silicon nucleus growth suppression and silicon nucleus formation may be repeatedly performed to evenly form silicon nuclei on the
wafer 200. Also, the thickness distribution of the formed silicon film on thewafer 200 may be improved by controlling the growth of the evenly formed silicon nuclei. - An oxide silicon film may be formed on the
wafer 200, and an amorphous silicon film may be formed on the oxide silicon film as described above. Thus, since an adhesive strength between the amorphous silicon film and the oxide silicon film is high, it is possible to prevent the performance of a semiconductor device from being degraded and the throughput from being lowered. - Also, preprocessing may be performed before the nucleus formation process is performed. Thus, impurities adhered onto the
wafer 200 may be removed to form the silicon film without causing the growth of the silicon nuclei to be interfered with by the impurities. - Also, the atmosphere in a reaction furnace may be replaced with vacuum or nitrogen gas (N2) by supplying the nitrogen gas between the nucleus growth suppression process and the nucleus formation process. Thus, it is possible to efficiently react gases supplied during the processes.
- Although formation of a film by CVD has been described above, the present invention is not limited thereto, and for example, atomic layer deposition (ALD) may be used.
- After a series of processes are completed, the supply of such process gases is suspended, and inert gas is supplied from an inert gas source to replace the atmosphere in the
process chamber 201 with the inert gas, thereby returning the pressure in theprocess chamber 201 to a normal pressure. - Then, the
seal cap 219 is moved downward by a liftingmotor 122 to open the lower end of the manifold 209, theboat 217 holding the processedwafer 200 is unloaded from the lower end of the manifold 209 to the outside of the process chamber 201 (boat unloading), and theboat 217 stands by at a predetermined location until allwafers 200 supported in theboat 217 are cooled. When the stand-bywafers 200 in theboat 217 are cooled to a predetermined temperature, thewafers 200 are unloaded from the boat 218 by thesubstrate transfer unit 28, and transferred to and received in the pod 16 that is unoccupied and set in the pod opener 24. Then, the pod 16 receiving thewafers 200 is transferred to thepod shelf 22 or the pod stage 18 by thepod conveying device 20, thereby completing the operations of thesemiconductor manufacture apparatus 10. - A result of forming a film as described above will now be described.
FIG. 5 is a graph showing a result of forming a silicon film as described above. Sample data in the graph ofFIG. 5 shows results when a time required to form nuclei was X [sec.] and when times required to suppress the growth of the nuclei were 0.4X, X, and 2X [sec.]. In the graph ofFIG. 5 , the right vertical axis denotes a thickness [Å] of a silicon film formed on a wafer according to each of conditions, the left vertical axis denotes a variation in thickness distribution [Å] of the silicon film on the wafer, and the horizontal axis denotes a ratio [−] between a time required for nucleus formation suppression and a time required for nucleus formation. The variation in the thickness distribution [Å] denotes the difference between a maximum thickness and a minimum thickness of the silicon film on the wafer. When the variation in the thickness distribution [Å] is small, it means that the formed silicon film is evenly formed on the wafer. - Referring to
FIG. 5 , as a time required to perform nucleus growth suppression was relatively longer than a time required to perform nucleus formation, i.e., as the ratio [−] between the time required for nucleus formation suppression and the time required for nucleus formation approached zero, the speed of forming a film gradually decreased. Also, as the time required to perform nucleus growth suppression became longer than that required to perform nucleus formation (when the ratio [−] between the time required for nucleus formation suppression and the time required for nucleus formation exceeded ‘1.0’), the variation in the thickness distribution [Å] gradually increased. Thus, if this ratio [−] is equal to or greater than ‘0.4’ and is less than or equal to ‘1’, a silicon film having a less variation in the thickness distribution [Å] may be formed. - According to the present embodiment, at least one or more of the following advantages may be achieved:
- (1) A silicon film having an improved thickness distribution can be formed.
- (2) An insulating film of silicon can be evenly formed, particularly, when (1) is applied to a semiconductor manufacture process.
- (3) In relation to (1), a time required for nucleus growth suppression may be between 0.4 and 1 times a time required for nucleus formation.
- (4) Good step coverage can be achieved particularly when (1) is applied to a trench structure having a high aspect ratio or the like.
- (5) A semiconductor device having high performance can be stably manufactured, thereby improving the throughput.
- Next, a second embodiment of the present invention will be described. The second embodiment is a modified example of the first embodiment of the present invention, in which nucleus formation is performed to form a film after repeatedly performing one cycle including a nucleus growth suppression process and a nucleus formation process twice or more, as will be described in detail below.
- Each of the processes will now be described in detail.
- <Nucleus Growth Suppression Process>
- As described above, while silicon nuclei are formed on the
wafer 200, the growth of the formed silicon nuclei is controlled by supplying a chlorine-containing gas for a predetermined time. - Although, in the present embodiment, dichlorosilane gas (SiH2Cl2) is used as the chlorine-containing gas, the present invention is not limited thereto. For example, trichlorosilane gas (SiHCl3), tetrachlorosilane gas (SiCl4), chlorine gas (Cl2), hydrogen chloride gas (HCl), or a combination thereof may be used.
- As an example, in the present embodiment, conditions of processing the
wafer 200 in theprocess chamber 201, i.e., conditions of suppressing the growth of the silicon nuclei on thewafer 200 using the dichlorosilane gas (SiH2Cl2), may include the following: - Process temperature: equal to or greater than 300° C. and is less than or equal to 500° C.,
- Process pressure: equal to or greater than 10 Pa and is less than or equal to 1,330 Pa, and
- Supply flow rate of the dichlorosilane gas (SiH2Cl2): equal to or greater than 10 sccm and is less than or equal to 5,000 sccm
- By maintaining the above conditions to fall constantly within the ranges described above, the growth of the silicon nuclei on the
wafer 200 may be suppressed. - <Nucleus Formation Process>
- A process of forming a film, e.g., an amorphous silicon film, on the
wafer 200 which is a substrate formed of silicon will now be described. In this process, silicon nuclei are formed on thewafer 200 by supplying at least silicon-containing gas into theprocess chamber 201. - Silane gas (SiH4), disilane gas (Si2H6), or a combination thereof may be used as the silicon-containing gas.
- As an example, in the present embodiment, conditions of processing the
wafer 200 in theprocess chamber 201, i.e., conditions of forming silicon nuclei on thewafer 200 using the disilane gas (Si2H6), may include the following: - Process temperature: equal to or greater than 300° C. and is less than or equal to 500° C.,
- Process pressure: equal to or greater than 10 Pa and is less than or equal to 1,330 Pa, and
- Supply flow rate of the disilane gas (Si2H6): equal to or greater than 10 sccm and is less than or equal to 5,000 sccm
- By maintaining the above conditions to fall constantly within the ranges described above, the silicon nuclei may be formed on the
wafer 200. - <Nucleus Growth Process>
- This process is performed to grow the silicon nuclei formed on the
entire wafer 200 after one cycle including the nucleus growth suppression process and the nucleus formation process is performed twice or more. As described above, while the silicon nuclei are evenly formed on thewafer 200, a silicon film is formed by supplying a silicon-containing gas for a predetermined time to grow the formed silicon nuclei. - Silane gas (SiH4), disilane gas (Si2H6), or a combination thereof may be used as the silicon-containing gas.
- As an example, in the present embodiment, conditions of processing the
wafer 200 in theprocess chamber 201, i.e., conditions of controlling the growth of the silicon nuclei on thewafer 200 by using the silane gas (SiH4), may include the following: - Process temperature: equal to or greater than 300° C. and is less than or equal to 500° C.,
- Process pressure: equal to or greater than 10 Pa and is less than or equal to 1,330 Pa, and
- Supply flow rate of the silane gas (SiH4): equal to or greater than 10 sccm and is less than or equal to 5,000 sccm
- By maintaining the above conditions to fall constantly within the ranges described above, the silicon nuclei formed on the
wafer 200 may be grown to become a silicon film. - Accordingly, the silicon film may be formed by efficiently growing the silicon nuclei evenly formed on the
wafer 200. - According to the present embodiment, at least one of the following advantages may be further achieved, in addition to the advantages that may be achieved according to the first embodiment.
- (1) A silicon film can be formed by efficiently growing the silicon nuclei.
- (2) In relation to (1), consumption of a source gas can be reduced.
- The present invention may be applied not only to batch-type apparatuses but also to single-type apparatuses.
- Also, the preset invention has been described above with respect to formation of a polysilicon film, but may also be applied to formation of an epitaxial film or a CVD film, e.g., a silicon nitride film.
- According to the present invention, degradation in the quality of a substrate or the performance of a semiconductor device can be prevented.
Claims (4)
1. A method of manufacturing a semiconductor device, comprising forming a silicon film by performing a cycle at least twice, the cycle including a nucleus growth suppression process of supplying a chlorine-containing gas onto a substrate to suppress a growth of nuclei and control a local growth of silicon on the substrate and a nucleus formation process of supplying a silicon-containing gas onto the substrate to form silicon nuclei on the substrate,
wherein a time required for the nucleus growth suppression process is less than or equal to a time required for the nucleus formation process.
2. A substrate processing apparatus comprising:
a process chamber configured to process a substrate;
a chlorine-containing gas supply system configured to supply at least a chlorine-containing gas into the process chamber;
a silicon-containing gas supply system configured to supply at least a silicon-containing gas into the process chamber; and
a controller configured to control at least the chlorine-containing gas supply system and the silicon-containing gas supply system to form a silicon film by performing a cycle at least twice, the cycle including a nucleus growth suppression process of supplying the chlorine-containing gas onto the substrate to suppress a growth of nuclei and control a local growth of silicon on the substrate and a nucleus formation process of supplying the silicon-containing gas onto the substrate to form silicon nuclei on the substrate, wherein a time required for the nucleus growth suppression process is less than or equal to a time required for the nucleus formation process.
3. The method of claim 1 , further comprising performing the nucleus formation process after the cycle is performed at least twice.
4. The method of claim 1 , wherein the time required for the nucleus growth suppression process is 0.4 to 1 times the time required for the nucleus formation process.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/597,372 US9666430B2 (en) | 2010-09-01 | 2015-01-15 | Method of manufacturing semiconductor device and substrate processing apparatus |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010-195662 | 2010-09-01 | ||
| JP2010195662 | 2010-09-01 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2011/069319 Continuation WO2012029661A1 (en) | 2010-09-01 | 2011-08-26 | Method for manufacturing semiconductor device and substrate treatment device |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/597,372 Continuation US9666430B2 (en) | 2010-09-01 | 2015-01-15 | Method of manufacturing semiconductor device and substrate processing apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20130149846A1 true US20130149846A1 (en) | 2013-06-13 |
Family
ID=45772751
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US13/758,334 Abandoned US20130149846A1 (en) | 2010-09-01 | 2013-02-04 | Method of manufacturing semiconductor device and substrate processing apparatus |
| US14/597,372 Active US9666430B2 (en) | 2010-09-01 | 2015-01-15 | Method of manufacturing semiconductor device and substrate processing apparatus |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/597,372 Active US9666430B2 (en) | 2010-09-01 | 2015-01-15 | Method of manufacturing semiconductor device and substrate processing apparatus |
Country Status (3)
| Country | Link |
|---|---|
| US (2) | US20130149846A1 (en) |
| JP (1) | JP5393895B2 (en) |
| WO (1) | WO2012029661A1 (en) |
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107180749A (en) * | 2016-03-09 | 2017-09-19 | 株式会社日立国际电气 | Manufacture method, lining processor and the gas supply system of semiconductor devices |
| CN107275183A (en) * | 2016-04-07 | 2017-10-20 | 株式会社日立国际电气 | The manufacture method and lining processor of semiconductor devices |
| US20180102161A1 (en) * | 2016-10-07 | 2018-04-12 | Kilopass Technology, Inc. | Vertical Thyristor Memory Array and Memory Array Tile Therefor |
| US10090152B2 (en) | 2016-01-29 | 2018-10-02 | Hitachi Kokusai Electric Inc. | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US10134584B2 (en) | 2015-12-25 | 2018-11-20 | Hitachi Kokusai Electric Inc. | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US10199219B2 (en) | 2016-06-15 | 2019-02-05 | Hitachi Kokusai Electric, Inc. | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US10840094B2 (en) | 2017-12-28 | 2020-11-17 | Kokusai Electric Corporation | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| CN112442678A (en) * | 2019-08-29 | 2021-03-05 | 秀博瑞殷株式公社 | Growth inhibitor for forming thin film, method for forming thin film using the growth inhibitor, and semiconductor substrate manufactured thereby |
| CN112553599A (en) * | 2019-09-25 | 2021-03-26 | 秀博瑞殷株式公社 | Method for producing thin film |
| CN112813416A (en) * | 2019-09-25 | 2021-05-18 | 秀博瑞殷株式公社 | Method for producing thin film |
| US11075114B2 (en) | 2018-09-12 | 2021-07-27 | Kokusai Electric Corporation | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| CN115715334A (en) * | 2020-07-08 | 2023-02-24 | 秀博瑞殷株式公社 | Growth inhibitor for forming mask-protecting film, method for forming mask-protecting film using the same, and mask produced thereby |
| CN115735021A (en) * | 2020-07-17 | 2023-03-03 | 秀博瑞殷株式公社 | Growth inhibitor for thin film formation, thin film formation method using same, and semiconductor substrate produced thereby |
| CN115768921A (en) * | 2020-07-16 | 2023-03-07 | 秀博瑞殷株式公社 | Growth inhibitor for thin film formation, thin film formation method using same, and semiconductor substrate produced thereby |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8012859B1 (en) * | 2010-03-31 | 2011-09-06 | Tokyo Electron Limited | Atomic layer deposition of silicon and silicon-containing films |
| JP5902073B2 (en) * | 2012-09-25 | 2016-04-13 | 株式会社日立国際電気 | Semiconductor device manufacturing method, substrate processing method, and substrate processing apparatus |
| JP6100854B2 (en) | 2014-11-19 | 2017-03-22 | 株式会社日立国際電気 | Semiconductor device manufacturing method, substrate processing apparatus, gas supply system, and program |
| CN105609406B (en) | 2014-11-19 | 2018-09-28 | 株式会社日立国际电气 | The manufacturing method of semiconductor devices, substrate processing device, gas supply system |
| JP6322131B2 (en) * | 2014-12-24 | 2018-05-09 | 東京エレクトロン株式会社 | Silicon film forming method and film forming apparatus |
| JP6078604B2 (en) * | 2015-09-24 | 2017-02-08 | 株式会社日立国際電気 | Semiconductor device manufacturing method, substrate processing method, substrate processing apparatus, and gas supply system |
| US10861727B2 (en) | 2018-03-13 | 2020-12-08 | Samsung Electronics Co., Ltd. | Segmented vertical wafer boat |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020022347A1 (en) * | 2000-08-11 | 2002-02-21 | Jung-Woo Park | Selective epitaxial growth method in semiconductor device |
| US20060166414A1 (en) * | 2004-12-01 | 2006-07-27 | Carlson David K | Selective deposition |
| US20070298594A1 (en) * | 2006-06-06 | 2007-12-27 | Ichiro Mizushima | Semiconductor device fabrication method |
| US20080242064A1 (en) * | 2007-04-02 | 2008-10-02 | Hitachi Kokusai Electric Inc. | Manufacturing method of semiconductor device |
| US20100062585A1 (en) * | 2007-01-19 | 2010-03-11 | Nissin Electric Co., Ltd. | Method for forming silicon thin film |
| US20100062586A1 (en) * | 2008-09-05 | 2010-03-11 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
| US20100136767A1 (en) * | 2007-08-20 | 2010-06-03 | Snu R&Db Foundation | Method for production of thin film and apparatus for manufacturing the same |
| US7816236B2 (en) * | 2005-02-04 | 2010-10-19 | Asm America Inc. | Selective deposition of silicon-containing films |
| US8802547B2 (en) * | 2011-07-22 | 2014-08-12 | Tokyo Electron Limited | Method and apparatus for forming amorphous silicon film |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2861601B2 (en) * | 1992-03-04 | 1999-02-24 | 日本電気株式会社 | Method and apparatus for selective growth of silicon epitaxial film |
| JP2889810B2 (en) | 1994-03-14 | 1999-05-10 | 三菱マテリアル株式会社 | Polishing method for polysilicon film and polishing agent for polysilicon film |
| JP3952735B2 (en) * | 2001-10-25 | 2007-08-01 | ソニー株式会社 | Manufacturing method of semiconductor device |
| JP4366183B2 (en) * | 2003-12-17 | 2009-11-18 | 株式会社日立国際電気 | Manufacturing method of semiconductor device |
| WO2007013464A1 (en) * | 2005-07-29 | 2007-02-01 | Hitachi Kokusai Electric Inc. | Method for manufacturing semiconductor device |
| KR20110021654A (en) * | 2009-08-25 | 2011-03-04 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Manufacturing method of microcrystalline semiconductor film, and manufacturing method of semiconductor device |
-
2011
- 2011-08-26 WO PCT/JP2011/069319 patent/WO2012029661A1/en not_active Ceased
- 2011-08-26 JP JP2012531844A patent/JP5393895B2/en active Active
-
2013
- 2013-02-04 US US13/758,334 patent/US20130149846A1/en not_active Abandoned
-
2015
- 2015-01-15 US US14/597,372 patent/US9666430B2/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020022347A1 (en) * | 2000-08-11 | 2002-02-21 | Jung-Woo Park | Selective epitaxial growth method in semiconductor device |
| US20060166414A1 (en) * | 2004-12-01 | 2006-07-27 | Carlson David K | Selective deposition |
| US7816236B2 (en) * | 2005-02-04 | 2010-10-19 | Asm America Inc. | Selective deposition of silicon-containing films |
| US20070298594A1 (en) * | 2006-06-06 | 2007-12-27 | Ichiro Mizushima | Semiconductor device fabrication method |
| US20100062585A1 (en) * | 2007-01-19 | 2010-03-11 | Nissin Electric Co., Ltd. | Method for forming silicon thin film |
| US20080242064A1 (en) * | 2007-04-02 | 2008-10-02 | Hitachi Kokusai Electric Inc. | Manufacturing method of semiconductor device |
| US20100136767A1 (en) * | 2007-08-20 | 2010-06-03 | Snu R&Db Foundation | Method for production of thin film and apparatus for manufacturing the same |
| US20100062586A1 (en) * | 2008-09-05 | 2010-03-11 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
| US8802547B2 (en) * | 2011-07-22 | 2014-08-12 | Tokyo Electron Limited | Method and apparatus for forming amorphous silicon film |
Cited By (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10134584B2 (en) | 2015-12-25 | 2018-11-20 | Hitachi Kokusai Electric Inc. | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US10090152B2 (en) | 2016-01-29 | 2018-10-02 | Hitachi Kokusai Electric Inc. | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US9997354B2 (en) | 2016-03-09 | 2018-06-12 | Hitachi Kokusai Electric Inc. | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| CN107180749A (en) * | 2016-03-09 | 2017-09-19 | 株式会社日立国际电气 | Manufacture method, lining processor and the gas supply system of semiconductor devices |
| US11164744B2 (en) | 2016-04-07 | 2021-11-02 | Kokusai Electric Corporation | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| CN107275183A (en) * | 2016-04-07 | 2017-10-20 | 株式会社日立国际电气 | The manufacture method and lining processor of semiconductor devices |
| US10262857B2 (en) | 2016-04-07 | 2019-04-16 | Kokusai Electric Corporation | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| CN107275183B (en) * | 2016-04-07 | 2021-01-08 | 株式会社国际电气 | Method for manufacturing semiconductor device and substrate processing apparatus |
| US10199219B2 (en) | 2016-06-15 | 2019-02-05 | Hitachi Kokusai Electric, Inc. | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US20180102161A1 (en) * | 2016-10-07 | 2018-04-12 | Kilopass Technology, Inc. | Vertical Thyristor Memory Array and Memory Array Tile Therefor |
| US10840094B2 (en) | 2017-12-28 | 2020-11-17 | Kokusai Electric Corporation | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| US11075114B2 (en) | 2018-09-12 | 2021-07-27 | Kokusai Electric Corporation | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium |
| CN112442678A (en) * | 2019-08-29 | 2021-03-05 | 秀博瑞殷株式公社 | Growth inhibitor for forming thin film, method for forming thin film using the growth inhibitor, and semiconductor substrate manufactured thereby |
| CN112553599A (en) * | 2019-09-25 | 2021-03-26 | 秀博瑞殷株式公社 | Method for producing thin film |
| CN112813416A (en) * | 2019-09-25 | 2021-05-18 | 秀博瑞殷株式公社 | Method for producing thin film |
| CN115715334A (en) * | 2020-07-08 | 2023-02-24 | 秀博瑞殷株式公社 | Growth inhibitor for forming mask-protecting film, method for forming mask-protecting film using the same, and mask produced thereby |
| CN115768921A (en) * | 2020-07-16 | 2023-03-07 | 秀博瑞殷株式公社 | Growth inhibitor for thin film formation, thin film formation method using same, and semiconductor substrate produced thereby |
| US12421599B2 (en) | 2020-07-16 | 2025-09-23 | Soulbrain Co., Ltd. | Growth inhibitor for forming thin film, method of forming thin film using growth inhibitor, and semiconductor substrate fabricated by method |
| CN115735021A (en) * | 2020-07-17 | 2023-03-03 | 秀博瑞殷株式公社 | Growth inhibitor for thin film formation, thin film formation method using same, and semiconductor substrate produced thereby |
Also Published As
| Publication number | Publication date |
|---|---|
| JPWO2012029661A1 (en) | 2013-10-28 |
| US9666430B2 (en) | 2017-05-30 |
| JP5393895B2 (en) | 2014-01-22 |
| WO2012029661A1 (en) | 2012-03-08 |
| US20150126021A1 (en) | 2015-05-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9666430B2 (en) | Method of manufacturing semiconductor device and substrate processing apparatus | |
| KR101233031B1 (en) | Semiconductor device manufacturing method, and substrate processing method and apparatus | |
| US11047048B2 (en) | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
| US20100151682A1 (en) | Method of manufacturing semiconductor device and substrate processing apparatus | |
| KR102726911B1 (en) | Substrate processing method, method of manufacturing semiconductor device, substrate processing apparatus, and program | |
| JP2010219494A (en) | Vertical heat processing device and heat processing method | |
| KR20200030451A (en) | Method of manufacturing semiconductor device, substrate processing apparatus, and program | |
| WO2020189288A1 (en) | Film formation method and film formation apparatus | |
| US10741396B2 (en) | Substrate processing apparatus | |
| JP2010171101A (en) | Method of manufacturing semiconductor apparatus, and substrate processing apparatus | |
| JP2012186275A (en) | Substrate processing apparatus and semiconductor device manufacturing method | |
| JP6475135B2 (en) | Semiconductor device manufacturing method, gas supply method, substrate processing apparatus, and substrate holder | |
| KR101070668B1 (en) | Method of manufacturing semiconductor device and substrate processing apparatus | |
| US20150064908A1 (en) | Substrate processing apparatus, method for processing substrate and method for manufacturing semiconductor device | |
| JP5759690B2 (en) | Film forming method, semiconductor device manufacturing method, and substrate processing apparatus | |
| JP2012134332A (en) | Substrate processing method and substrate processing apparatus | |
| JP7678071B2 (en) | Substrate processing apparatus, semiconductor device manufacturing method, and program | |
| US20230098703A1 (en) | Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
| US20250188597A1 (en) | Method of processing substrate, method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
| CN109891555B (en) | Low temperature epitaxial layer forming method | |
| CN116724380A (en) | Semiconductor device manufacturing method, substrate processing apparatus and program |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: HITACHI KOKUSAI ELECTRIC INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOSHI, YASUNOBU;NISHIDA, KEIGO;MAEDA, KIYOHIKO;REEL/FRAME:029752/0041 Effective date: 20121009 |
|
| STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |