[go: up one dir, main page]

US20130118008A1 - Thermal interface material application for integrated circuit cooling - Google Patents

Thermal interface material application for integrated circuit cooling Download PDF

Info

Publication number
US20130118008A1
US20130118008A1 US13/737,123 US201313737123A US2013118008A1 US 20130118008 A1 US20130118008 A1 US 20130118008A1 US 201313737123 A US201313737123 A US 201313737123A US 2013118008 A1 US2013118008 A1 US 2013118008A1
Authority
US
United States
Prior art keywords
circuit board
printed circuit
integrated circuit
thermal interface
interface material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/737,123
Inventor
Michael Anthony Gaynes
Dong Gun Kam
Duixian Liu
Scott Kevin Reynolds
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US13/737,123 priority Critical patent/US20130118008A1/en
Publication of US20130118008A1 publication Critical patent/US20130118008A1/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNOR'S INTEREST Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNOR'S INTEREST Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE OF SECURITY INTEREST Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/183Components mounted in and supported by recessed areas of the printed circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10098Components for radio transmission, e.g. radio frequency identification [RFID] tag, printed or non-printed antennas
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10439Position of a single component
    • H05K2201/10477Inverted
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0058Laminating printed circuit boards onto other substrates, e.g. metallic substrates
    • H05K3/0061Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
    • H10W44/248
    • H10W70/682
    • H10W72/252
    • H10W72/877
    • H10W90/724
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49128Assembling formed circuit to base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49133Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
    • Y10T29/49137Different components

Definitions

  • the field relates generally to integrated circuit package cooling and, more particularly, to techniques for providing improved thermal interface material application in an assembly including an integrated circuit package.
  • RF radio frequency
  • the one or more antennas have been designed independently as a printed shape on the (PCB) or as an individual component to be assembled near an RF integrated circuit (RFIC) die.
  • PCB printed shape on the
  • RFIC RF integrated circuit
  • the antenna-embedded package has a cavity formed on its bottom surface in which the RFIC die is mounted.
  • This cavity-down type integrated circuit package is mounted on a top surface of the PCB with a heat sink or heat spreader mounted below the PCB. This way, the heat sink or heat spreader does not electromagnetically interfere with the signal transmission/reception of the one or more antennas.
  • Techniques provide improved thermal interface material application in an assembly including an integrated circuit package.
  • an apparatus comprises an integrated circuit module, a printed circuit board, and a heat transfer device.
  • the integrated circuit module is mounted on a first surface of the printed circuit board.
  • the printed circuit board has at least one thermal interface material application via formed therein in alignment with the integrated circuit module.
  • the heat transfer device is mounted on a second surface of the printed circuit board and is thermally coupled to the integrated circuit module. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board.
  • the integrated circuit module comprises at least one radio frequency integrated circuit (RFIC) die and at least one embedded antenna package.
  • the at least one RFIC die and the at least one embedded antenna package may be electrically coupled via a flip-chip type connection or via a wire- bond type connection.
  • the at least one embedded antenna package may comprise a substrate and at least one antenna embedded in the substrate.
  • the substrate may comprise an organic material or a ceramic material.
  • the at least one embedded antenna package may comprise a surface mounting feature for mounting to the first surface of the printed circuit board, wherein the surface mounting feature of the substrate is one of a ball grid array, a land grid array, and a quad flat package.
  • the integrated circuit module may be a cavity-down type integrated circuit package.
  • an antenna assembly comprises an antenna package, a printed circuit board, and a heat transfer device.
  • the antenna package is mounted on a first surface of the printed circuit board.
  • the printed circuit board has at least one thermal interface material application via formed therein in alignment with the antenna package.
  • the heat transfer device is mounted on a second surface of the printed circuit board and is thermally coupled to the antenna package.
  • the second surface of the printed circuit board is opposite to the first surface of the printed circuit board.
  • the antenna package is a millimeter wave antenna package.
  • a method comprises the following steps. At least one thermal interface material application via is formed in a printed circuit board. An integrated circuit module is mounted on the printed circuit board. The integrated circuit module is mounted on a first surface of the printed circuit board in alignment with the at least one thermal interface material application via formed therein. A heat transfer device is mounted on a second surface of the printed circuit board in alignment with the at least one thermal interface material application via formed therein. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board.
  • the method further comprises applying a thermal interface material through the at least one thermal interface material application via formed in the printed circuit board prior to mounting the heat transfer device on a second surface of the printed circuit board.
  • the thermal interface material may be applied through the at least one thermal interface material application by injecting the thermal interface material through the at least one thermal interface material application via.
  • the thermal interface material may be applied through the at least one thermal interface material application via formed in the printed circuit board after one or more components are surface-mounted on the printed circuit board. The one or more components may be surface-mounted on the printed circuit board via a reflow soldering process.
  • a method comprises the following steps. At least one non-plated through via is formed in a printed circuit board. An integrated circuit module is mounted on the printed circuit board. The integrated circuit module is mounted on a first surface of the printed circuit board in alignment with the at least one non-plated through via formed therein. One or more components are mounted on the printed circuit board via a reflow soldering process. A thermal interface material is injected through the at least one non-plated through via. A heat transfer device is mounted on a second surface of the printed circuit board in alignment with the at least one non-plated through via formed therein. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board.
  • the above-described techniques provide for improved application of thermal interface material in an integrated circuit package assembly such that the thermal interface material is not degraded or otherwise compromised by other assembly steps.
  • illustrative embodiments of the invention provide efficient cooling paths within an RF module between a cooling device (heat transfer device) and an RFIC. With the inventive fabrication and structural arrangements, the efficiency of heat removal is greatly improved.
  • FIG. 1 illustrates an example of a placement on a printed circuit board of a heat transfer device with respect to an integrated circuit package, in accordance with one embodiment of the invention.
  • FIG. 2 illustrates a cavity-down type integrated circuit package, in accordance with one embodiment of the invention.
  • FIG. 3 illustrates a printed circuit board assembly with a cavity-down type integrated circuit package and heat transfer device, in accordance with one embodiment of the invention.
  • FIGS. 4A through 4E illustrate a method of fabricating the printed circuit board assembly of FIG. 3 .
  • principles of the invention provide techniques that provide efficient dissipation of heat generated by a semiconductor die such as an RFIC die.
  • FIG. 1 illustrates an example of a placement of components on a printed circuit board that accomplishes a goal of eliminating electromagnetic interference caused by the heat transfer device.
  • the printed circuit board assembly 100 in FIG. 1 comprises an integrated circuit package 102 , which could be an RFIC module that has an embedded antenna array (e.g., a mmWave package), mounted on a first (e.g., top) surface of a printed circuit board 104 .
  • the assembly 100 also comprises a heat transfer device (heat sink or heat spreader) 106 mounted on a second (e.g., bottom) surface of the printed circuit board 104 .
  • heat transfer device heat sink or heat spreader
  • the embedded antenna array in the integrated circuit package 102 is able to transmit/receive signals without experiencing electromagnetic interference due to the heat transfer device 106 .
  • FIG. 2 illustrates an example of a cavity-down type integrated circuit package, in accordance with one embodiment of the invention.
  • the cavity-down type integrated circuit package 200 shown in FIG. 2 is one example of an integrated circuit package 102 ( FIG. 1 ).
  • the cavity-down type integrated circuit package 200 comprises an antenna array package 202 and an RFIC die 204 .
  • the antenna array package 202 comprises a substrate 203 .
  • the substrate 203 can comprise an organic material such as, by way of example only, liquid-crystal polymer, polytetrafluoroethylene, or an FR4 based laminate. Alternatively, the substrate 203 can comprise a ceramic material.
  • An antenna (or an antenna array with more than one antenna) 206 is embedded at the top part of the substrate 203 .
  • the RFIC die 204 and a ball grid array (BGA) 212 (or any other surface mount packages such as land grid array (LGA) and quad flat package (QFP)) are attached to the bottom side of the substrate 203 .
  • BGA ball grid array
  • LGA land grid array
  • QFP quad flat package
  • the RFIC die 204 is flip-chip mounted so that the backside 205 of the die is exposed and available for heat removal.
  • a flip-chip type connection is a method for interconnecting semiconductor devices, such as integrated circuit dies, to external circuitry with solder bumps that are deposited onto the chip pads. These solder bumps ( 210 in FIG. 2 ) electrically connect with copper pads 208 of the external circuitry, in this case, the antenna array package 202 . The copper pads are electrically connected with the one or more antennas 206 .
  • the solder bumps 210 are typically deposited on the chip pads on the top side 207 of the die 204 during the final die processing step.
  • the die in order to mount the RFIC die 204 to the antenna array package 202 , the die is flipped over so that it faces down, and aligned so that its pads align with matching pads on the antenna array package 202 , and then the solder is flowed to complete the interconnect.
  • wire bonding in which the chip is mounted upright and wires are used to interconnect the chip pads to external circuitry.
  • wire-bond type connection may alternatively be used to connect the RFIC die 204 and the antenna array package 202 .
  • FIG. 3 illustrates a printed circuit board assembly with a cavity-down type integrated circuit package and heat transfer device, in accordance with one embodiment of the invention.
  • the printed circuit board assembly 300 in FIG. 3 comprises a cavity-down type integrated circuit package 302 mounted on a top surface of a printed circuit board 304 , and a heat transfer device (cooling device) 306 mounted on the bottom surface of the printed circuit board 304 .
  • the cavity-down type integrated circuit package 302 corresponds to the cavity-down type integrated circuit package 200 in FIG. 2 .
  • the printed circuit board 304 comprises at least one thermal interface material application via 307 formed in alignment with the integrated circuit package 302 and the heat transfer device 306 . While only one via 307 is shown in FIG. 3 , it is understood that more than one such via 307 may be formed in the printed circuit board 304 . Via 307 is preferably non-plated.
  • the printed circuit board 304 also has one or more plated thermal vias 308 that connect copper pads 309 with the heat transfer device 306 . These plated thermal vias 308 are also positioned in alignment with the integrated circuit package 302 and the heat transfer device 306 .
  • a thermal interface material (TIM) 305 is in contact with the RFIC die of the integrated circuit package 302 and the copper pads 309 .
  • the TIM 305 is applied by injecting the TIM through the bottom of the thermal interface material application via 307 before the heat transfer device 306 is mounted to the bottom of the printed circuit board 304 .
  • TIM may include, but are not limited to, silicone oil filled with aluminum oxide, zinc oxide, or boron nitride, micronized or pulverized silver, and phase-change materials.
  • TIM is used as a heat transfer medium that allows heat energy to move from the RFIC die to the copper pads 309 and plated thermal vias 308 of the printed circuit board 304 to the heat transfer device 306 .
  • FIGS. 4A through 4E illustrate a method of fabricating the printed circuit board assembly of FIG. 3 .
  • a ball grid array 404 is attached to the bottom of the substrate that is part of the integrated circuit package 402 (i.e., package 302 in FIG. 3 ). This is referred to as the BGA balling process.
  • the integrated circuit package 402 is mounted on the top surface of the printed circuit board 406 (i.e., printed circuit board 306 ) with the thermal interface material application via(s) 407 (i.e., thermal interface material application via(s) 307 ) formed therein.
  • the integrated circuit package 402 is electrically connected to the printed circuit board 406 by a reflow soldering process, in this case, a BGA reflow.
  • reflow soldering is a process in which a solder paste, such as an adhesive-like mixture of powdered solder and flux, is used to temporarily attach one or more electrical components to their contact pads, after which the entire assembly is subjected to controlled heat (e.g., reflow oven or some other heat source).
  • controlled heat e.g., reflow oven or some other heat source.
  • the controlled heat melts the solder thereby permanently connecting the joint(s).
  • one or more components 410 are surface-mounted to the printed circuit board 406 .
  • These components may be other IC chips that are part of the printed circuit board. They are typically surface-mounted using a reflow soldering process (similar to the one described above for BGA reflow), in this case, an SMT (surface mount technology) reflow.
  • a reflow soldering process similar to the one described above for BGA reflow
  • SMT surface mount technology
  • thermal interface material (TIM) 412 i.e., TIM 305
  • TIM 412 is injected through the bottom of the thermal interface material application via 407 using a syringe (not shown).
  • the TIM 412 contacts the RFIC die of the integrated circuit package 402 and provides a thermal conduit between the RFIC die and the heat transfer device 414 (i.e., heat transfer device 306 ), which is then mounted on the bottom surface of the printed circuit board 406 , as shown in FIG. 4E .
  • the TIM 412 establishes a low-thermal-resistance interface between the RFIC die and the heat transfer device.
  • the TIM is applied after the BGA and SMT reflows, which is made possible by the formation of non-plated application via(s) 407 in the printed circuit board 406 , thus allowing injection of the TIM after the reflow steps but before attachment of the heat transfer device. Since the TIM can be injected near the very end of the assembly process and need not to be exposed to solder reflow, the time-consuming PQT processes are eliminated.
  • the size of BGA balls is chosen to ensure that the combined height of the flip-chip mounted RFIC die is less than the BGA stand-off.
  • the package substrate has an open cavity to accommodate the RFIC die. In such a case, the die need not be thinned.
  • the printed circuit board can have a recess larger than the size of the die. During the BGA reflow, the die would slip into the recess.
  • the package substrate and the board substrate can be made of any materials including, but not limited to, FR4, polytetrafluoroethylene, liquid-crystal polymer based laminates or build-up organics, as well as ceramic substrates. Also, principles of the invention can be applied to any cavity-down type packages for any semiconductor die.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

Techniques provide improved thermal interface material application in an assembly associated with an integrated circuit package. For example, an apparatus comprises an integrated circuit module, a printed circuit board, and a heat transfer device. The integrated circuit module is mounted on a first surface of the printed circuit board. The printed circuit board has at least one thermal interface material application via formed therein in alignment with the integrated circuit module. The heat transfer device is mounted on a second surface of the printed circuit board and is thermally coupled to the integrated circuit module. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application is a Divisional of U.S. patent application Ser. No. 12/882,362, filed on Sep. 15, 2010, the disclosure of which is fully incorporated herein by reference.
  • FIELD
  • The field relates generally to integrated circuit package cooling and, more particularly, to techniques for providing improved thermal interface material application in an assembly including an integrated circuit package.
  • BACKGROUND
  • In today's portable electronic devices, there are typically one or more radio frequency (RF) modules that serve to provide wireless data exchange between the device and its operating environment. Such an RF module requires one or more antennas to transmit/receive data signals. The RF module and antennas are mounted in some manner on a printed circuit board (PCB).
  • Until recently, the one or more antennas have been designed independently as a printed shape on the (PCB) or as an individual component to be assembled near an RF integrated circuit (RFIC) die. However, the assembly of the individual antenna or antennas on the board is problematic in the context of mass production.
  • Recently, it has become popular to integrate the one or more antennas into the RF module. It is understandable that the integration of the one or more antennas into the module brings a huge advantage in terms of cost and performance. However, cooling becomes very challenging since cooling devices used to transfer heat away from the RF module, such as heat sinks and heat spreaders, should be mounted so as not to electromagnetically interfere with the signal transmission/reception of the one or more antennas.
  • To address this interference problem, cavity-down type integrated circuit packages have been proposed. In such a package, the antenna-embedded package has a cavity formed on its bottom surface in which the RFIC die is mounted. This cavity-down type integrated circuit package is mounted on a top surface of the PCB with a heat sink or heat spreader mounted below the PCB. This way, the heat sink or heat spreader does not electromagnetically interfere with the signal transmission/reception of the one or more antennas. However, there must be some type of heat transfer mechanism/medium employed between the components to effectively transfer heat away from the RFIC die.
  • SUMMARY
  • Techniques provide improved thermal interface material application in an assembly including an integrated circuit package.
  • For example, in a first aspect of the invention, an apparatus comprises an integrated circuit module, a printed circuit board, and a heat transfer device. The integrated circuit module is mounted on a first surface of the printed circuit board. The printed circuit board has at least one thermal interface material application via formed therein in alignment with the integrated circuit module. The heat transfer device is mounted on a second surface of the printed circuit board and is thermally coupled to the integrated circuit module. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board.
  • In one embodiment, the integrated circuit module comprises at least one radio frequency integrated circuit (RFIC) die and at least one embedded antenna package. The at least one RFIC die and the at least one embedded antenna package may be electrically coupled via a flip-chip type connection or via a wire- bond type connection. Further, the at least one embedded antenna package may comprise a substrate and at least one antenna embedded in the substrate. The substrate may comprise an organic material or a ceramic material. The at least one embedded antenna package may comprise a surface mounting feature for mounting to the first surface of the printed circuit board, wherein the surface mounting feature of the substrate is one of a ball grid array, a land grid array, and a quad flat package. Still further, the integrated circuit module may be a cavity-down type integrated circuit package.
  • In a second aspect of the invention, an antenna assembly comprises an antenna package, a printed circuit board, and a heat transfer device. The antenna package is mounted on a first surface of the printed circuit board. The printed circuit board has at least one thermal interface material application via formed therein in alignment with the antenna package. The heat transfer device is mounted on a second surface of the printed circuit board and is thermally coupled to the antenna package. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board. In one embodiment, the antenna package is a millimeter wave antenna package.
  • In a third aspect of the invention, a method comprises the following steps. At least one thermal interface material application via is formed in a printed circuit board. An integrated circuit module is mounted on the printed circuit board. The integrated circuit module is mounted on a first surface of the printed circuit board in alignment with the at least one thermal interface material application via formed therein. A heat transfer device is mounted on a second surface of the printed circuit board in alignment with the at least one thermal interface material application via formed therein. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board.
  • In one embodiment, the method further comprises applying a thermal interface material through the at least one thermal interface material application via formed in the printed circuit board prior to mounting the heat transfer device on a second surface of the printed circuit board. The thermal interface material may be applied through the at least one thermal interface material application by injecting the thermal interface material through the at least one thermal interface material application via. Further, the thermal interface material may be applied through the at least one thermal interface material application via formed in the printed circuit board after one or more components are surface-mounted on the printed circuit board. The one or more components may be surface-mounted on the printed circuit board via a reflow soldering process.
  • In a fourth aspect of the invention, a method comprises the following steps. At least one non-plated through via is formed in a printed circuit board. An integrated circuit module is mounted on the printed circuit board. The integrated circuit module is mounted on a first surface of the printed circuit board in alignment with the at least one non-plated through via formed therein. One or more components are mounted on the printed circuit board via a reflow soldering process. A thermal interface material is injected through the at least one non-plated through via. A heat transfer device is mounted on a second surface of the printed circuit board in alignment with the at least one non-plated through via formed therein. The second surface of the printed circuit board is opposite to the first surface of the printed circuit board.
  • Advantageously, the above-described techniques provide for improved application of thermal interface material in an integrated circuit package assembly such that the thermal interface material is not degraded or otherwise compromised by other assembly steps. For example, illustrative embodiments of the invention provide efficient cooling paths within an RF module between a cooling device (heat transfer device) and an RFIC. With the inventive fabrication and structural arrangements, the efficiency of heat removal is greatly improved.
  • These and other objects, features, and advantages of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates an example of a placement on a printed circuit board of a heat transfer device with respect to an integrated circuit package, in accordance with one embodiment of the invention.
  • FIG. 2 illustrates a cavity-down type integrated circuit package, in accordance with one embodiment of the invention.
  • FIG. 3 illustrates a printed circuit board assembly with a cavity-down type integrated circuit package and heat transfer device, in accordance with one embodiment of the invention.
  • FIGS. 4A through 4E illustrate a method of fabricating the printed circuit board assembly of FIG. 3.
  • DETAILED DESCRIPTION
  • Principles of the present invention will be described herein in the context of illustrative integrated circuit packages such as a cavity-down type integrated circuit package and illustrative integrated circuit dies such as a radio frequency integrated circuit (RFIC) die. However, it is to be appreciated that the principles of the present invention are not limited to any particular package type or IC die. Rather, the principles of the invention are directed broadly to techniques for improved thermal interface material application in the fabrication process of a printed circuit board assembly that includes an integrated circuit package and a heat transfer device. While principles of the invention are not limited to any particular package or die types, they are well-suited for use in millimeter (mm) wave antenna assemblies.
  • As will be illustratively described herein, in the context of various illustrative embodiments, principles of the invention provide techniques that provide efficient dissipation of heat generated by a semiconductor die such as an RFIC die.
  • Recall, as mentioned above, that when one or more antennas are integrated into an RFIC package, such as a cavity-down type integrated circuit package, cooling becomes very challenging since heat transfer devices used to transfer heat away from the RF module, such as heat sinks and heat spreaders, should be mounted so as not to electromagnetically interfere with the signal transmission/reception of the one or more antennas.
  • FIG. 1 illustrates an example of a placement of components on a printed circuit board that accomplishes a goal of eliminating electromagnetic interference caused by the heat transfer device.
  • As shown, the printed circuit board assembly 100 in FIG. 1 comprises an integrated circuit package 102, which could be an RFIC module that has an embedded antenna array (e.g., a mmWave package), mounted on a first (e.g., top) surface of a printed circuit board 104. The assembly 100 also comprises a heat transfer device (heat sink or heat spreader) 106 mounted on a second (e.g., bottom) surface of the printed circuit board 104.
  • With the heat transfer device 106 mounted on the side of the printed circuit board 104 opposite to the side of the printed circuit board to which the integrated circuit package 102 is mounted, the embedded antenna array in the integrated circuit package 102 is able to transmit/receive signals without experiencing electromagnetic interference due to the heat transfer device 106.
  • FIG. 2 illustrates an example of a cavity-down type integrated circuit package, in accordance with one embodiment of the invention. The cavity-down type integrated circuit package 200 shown in FIG. 2 is one example of an integrated circuit package 102 (FIG. 1).
  • As shown, the cavity-down type integrated circuit package 200 comprises an antenna array package 202 and an RFIC die 204. The antenna array package 202 comprises a substrate 203. The substrate 203 can comprise an organic material such as, by way of example only, liquid-crystal polymer, polytetrafluoroethylene, or an FR4 based laminate. Alternatively, the substrate 203 can comprise a ceramic material.
  • An antenna (or an antenna array with more than one antenna) 206 is embedded at the top part of the substrate 203. The RFIC die 204 and a ball grid array (BGA) 212 (or any other surface mount packages such as land grid array (LGA) and quad flat package (QFP)) are attached to the bottom side of the substrate 203.
  • In this embodiment, the RFIC die 204 is flip-chip mounted so that the backside 205 of the die is exposed and available for heat removal. A flip-chip type connection is a method for interconnecting semiconductor devices, such as integrated circuit dies, to external circuitry with solder bumps that are deposited onto the chip pads. These solder bumps (210 in FIG. 2) electrically connect with copper pads 208 of the external circuitry, in this case, the antenna array package 202. The copper pads are electrically connected with the one or more antennas 206. The solder bumps 210 are typically deposited on the chip pads on the top side 207 of the die 204 during the final die processing step. Thus, in order to mount the RFIC die 204 to the antenna array package 202, the die is flipped over so that it faces down, and aligned so that its pads align with matching pads on the antenna array package 202, and then the solder is flowed to complete the interconnect.
  • This is in contrast to wire bonding, in which the chip is mounted upright and wires are used to interconnect the chip pads to external circuitry. Such a wire-bond type connection may alternatively be used to connect the RFIC die 204 and the antenna array package 202.
  • FIG. 3 illustrates a printed circuit board assembly with a cavity-down type integrated circuit package and heat transfer device, in accordance with one embodiment of the invention. The printed circuit board assembly 300 in FIG. 3 comprises a cavity-down type integrated circuit package 302 mounted on a top surface of a printed circuit board 304, and a heat transfer device (cooling device) 306 mounted on the bottom surface of the printed circuit board 304. Note that the cavity-down type integrated circuit package 302 corresponds to the cavity-down type integrated circuit package 200 in FIG. 2.
  • As shown in FIG. 3, the printed circuit board 304 comprises at least one thermal interface material application via 307 formed in alignment with the integrated circuit package 302 and the heat transfer device 306. While only one via 307 is shown in FIG. 3, it is understood that more than one such via 307 may be formed in the printed circuit board 304. Via 307 is preferably non-plated. The printed circuit board 304 also has one or more plated thermal vias 308 that connect copper pads 309 with the heat transfer device 306. These plated thermal vias 308 are also positioned in alignment with the integrated circuit package 302 and the heat transfer device 306.
  • Also as shown, a thermal interface material (TIM) 305 is in contact with the RFIC die of the integrated circuit package 302 and the copper pads 309. As will be explained below in the fabrication process of FIGS. 4A through 4E, the TIM 305 is applied by injecting the TIM through the bottom of the thermal interface material application via 307 before the heat transfer device 306 is mounted to the bottom of the printed circuit board 304. Examples of TIM may include, but are not limited to, silicone oil filled with aluminum oxide, zinc oxide, or boron nitride, micronized or pulverized silver, and phase-change materials. TIM is used as a heat transfer medium that allows heat energy to move from the RFIC die to the copper pads 309 and plated thermal vias 308 of the printed circuit board 304 to the heat transfer device 306.
  • FIGS. 4A through 4E illustrate a method of fabricating the printed circuit board assembly of FIG. 3.
  • As shown in FIG. 4A, a ball grid array 404 is attached to the bottom of the substrate that is part of the integrated circuit package 402 (i.e., package 302 in FIG. 3). This is referred to as the BGA balling process.
  • Next, as shown in FIG. 4B, the integrated circuit package 402 is mounted on the top surface of the printed circuit board 406 (i.e., printed circuit board 306) with the thermal interface material application via(s) 407 (i.e., thermal interface material application via(s) 307) formed therein. The integrated circuit package 402 is electrically connected to the printed circuit board 406 by a reflow soldering process, in this case, a BGA reflow. As is known, reflow soldering is a process in which a solder paste, such as an adhesive-like mixture of powdered solder and flux, is used to temporarily attach one or more electrical components to their contact pads, after which the entire assembly is subjected to controlled heat (e.g., reflow oven or some other heat source). The controlled heat melts the solder thereby permanently connecting the joint(s).
  • Then, as shown in FIG. 4C, one or more components 410 are surface-mounted to the printed circuit board 406. These components may be other IC chips that are part of the printed circuit board. They are typically surface-mounted using a reflow soldering process (similar to the one described above for BGA reflow), in this case, an SMT (surface mount technology) reflow.
  • In FIG. 4D, thermal interface material (TIM) 412 (i.e., TIM 305) is injected through the bottom of the thermal interface material application via 407 using a syringe (not shown). The TIM 412 contacts the RFIC die of the integrated circuit package 402 and provides a thermal conduit between the RFIC die and the heat transfer device 414 (i.e., heat transfer device 306), which is then mounted on the bottom surface of the printed circuit board 406, as shown in FIG. 4E. The TIM 412 establishes a low-thermal-resistance interface between the RFIC die and the heat transfer device.
  • In existing fabrication processes, it is known that the TIM is applied to the RFIC die and the corresponding area of the top surface of the printed circuit board prior to the BGA reflow and the SMT reflow. In such cases, the TIM is exposed to solder reflow conditions several times. We have realized that, when using such an existing fabrication process, the TIM fails to maintain suitable heat transfer properties after exposure to the solder reflow. That is, the TIM becomes degraded and non-stable. As such, with existing fabrication processes, an extensive production qualification test (PQT) is required to confirm TIM stability before going into production.
  • However, in accordance with principles of the invention as illustrated in FIGS. 4A through 4E, the TIM is applied after the BGA and SMT reflows, which is made possible by the formation of non-plated application via(s) 407 in the printed circuit board 406, thus allowing injection of the TIM after the reflow steps but before attachment of the heat transfer device. Since the TIM can be injected near the very end of the assembly process and need not to be exposed to solder reflow, the time-consuming PQT processes are eliminated.
  • In one embodiment, the size of BGA balls is chosen to ensure that the combined height of the flip-chip mounted RFIC die is less than the BGA stand-off. In another embodiment, the package substrate has an open cavity to accommodate the RFIC die. In such a case, the die need not be thinned. In yet another embodiment, the printed circuit board can have a recess larger than the size of the die. During the BGA reflow, the die would slip into the recess. Still further, the package substrate and the board substrate can be made of any materials including, but not limited to, FR4, polytetrafluoroethylene, liquid-crystal polymer based laminates or build-up organics, as well as ceramic substrates. Also, principles of the invention can be applied to any cavity-down type packages for any semiconductor die.
  • It will be appreciated and should be understood that the exemplary embodiments of the invention described above can be implemented in a number of different fashions. Given the teachings of the invention provided herein, one of ordinary skill in the related art will be able to contemplate other implementations of the invention. Indeed, although illustrative embodiments of the present invention have been described herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various other changes and modifications may be made by one skilled in the art without departing from the scope or spirit of the invention.

Claims (6)

What is claimed is:
1. A method, comprising:
forming at least one thermal interface material application via in a printed circuit board;
mounting an integrated circuit module on the printed circuit board, the integrated circuit module being mounted on a first surface of the printed circuit board in alignment with the at least one thermal interface material application via formed therein;
mounting a heat transfer device on a second surface of the printed circuit board in alignment with the at least one thermal interface material application via formed therein, the second surface of the printed circuit board being opposite to the first surface of the printed circuit board.
2. The method of claim 1, further comprising applying a thermal interface material through the at least one thermal interface material application via formed in the printed circuit board prior to mounting the heat transfer device on a second surface of the printed circuit board.
3. The method of claim 2, wherein the thermal interface material is applied through the at least one thermal interface material application by injecting the thermal interface material through the at least one thermal interface material application via.
4. The method of claim 2, wherein the thermal interface material is applied through the at least one thermal interface material application via formed in the printed circuit board after one or more components are surface-mounted on the printed circuit board.
5. The method of claim 4, wherein the one or more components are surface-mounted on the printed circuit board via a reflow soldering process.
6. A method, comprising:
forming at least one non-plated through via in a printed circuit board;
mounting an integrated circuit module on the printed circuit board, the integrated circuit module being mounted on a first surface of the printed circuit board in alignment with the at least one non-plated through via formed therein;
mounting one or more components on the printed circuit board via a reflow soldering process;
injecting a thermal interface material through the at least one non-plated through via; and
mounting a heat transfer device on a second surface of the printed circuit board in alignment with the at least one non-plated through via formed therein, the second surface of the printed circuit board being opposite to the first surface of the printed circuit board.
US13/737,123 2010-09-15 2013-01-09 Thermal interface material application for integrated circuit cooling Abandoned US20130118008A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/737,123 US20130118008A1 (en) 2010-09-15 2013-01-09 Thermal interface material application for integrated circuit cooling

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/882,362 US8411444B2 (en) 2010-09-15 2010-09-15 Thermal interface material application for integrated circuit cooling
US13/737,123 US20130118008A1 (en) 2010-09-15 2013-01-09 Thermal interface material application for integrated circuit cooling

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/882,362 Division US8411444B2 (en) 2010-09-15 2010-09-15 Thermal interface material application for integrated circuit cooling

Publications (1)

Publication Number Publication Date
US20130118008A1 true US20130118008A1 (en) 2013-05-16

Family

ID=45806543

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/882,362 Active 2031-03-01 US8411444B2 (en) 2010-09-15 2010-09-15 Thermal interface material application for integrated circuit cooling
US13/737,123 Abandoned US20130118008A1 (en) 2010-09-15 2013-01-09 Thermal interface material application for integrated circuit cooling

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/882,362 Active 2031-03-01 US8411444B2 (en) 2010-09-15 2010-09-15 Thermal interface material application for integrated circuit cooling

Country Status (1)

Country Link
US (2) US8411444B2 (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130119535A1 (en) * 2011-11-11 2013-05-16 Skyworks Solutions, Inc. Flip chip packages with improved thermal performance
US8721359B1 (en) 2012-10-19 2014-05-13 John O. Tate Heat sink socket
CN104681504A (en) * 2013-11-29 2015-06-03 意法半导体研发(深圳)有限公司 Electronic equipment with first and second contact bonding pads and relevant method thereof
US20150319880A1 (en) * 2014-05-02 2015-11-05 Honeywell International Inc. Reduced thermal transfer to peltier cooled fets
US20160192489A1 (en) * 2014-12-24 2016-06-30 Fujitsu Limited Power supply board
US9859196B2 (en) 2013-11-29 2018-01-02 STMicroelectronics (Shenzhen) R&D Co., Ltd. Electronic device with periphery contact pads surrounding central contact pads
WO2019164619A1 (en) * 2018-02-20 2019-08-29 Intel Corporation Antenna modules and communication devices
US10431920B1 (en) 2018-04-17 2019-10-01 John O. Tate One-piece parallel multi-finger contact
US10784563B2 (en) 2018-02-21 2020-09-22 International Business Machines Corporation Scalable phased array package
US10797394B2 (en) 2018-06-05 2020-10-06 Intel Corporation Antenna modules and communication devices
US10826194B2 (en) 2018-02-21 2020-11-03 International Business Machines Corporation Scalable phased array package
US11011827B2 (en) 2018-05-11 2021-05-18 Intel IP Corporation Antenna boards and communication devices
US11336015B2 (en) 2018-03-28 2022-05-17 Intel Corporation Antenna boards and communication devices
US11380979B2 (en) 2018-03-29 2022-07-05 Intel Corporation Antenna modules and communication devices
US11509037B2 (en) 2018-05-29 2022-11-22 Intel Corporation Integrated circuit packages, antenna modules, and communication devices

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9713258B2 (en) * 2006-04-27 2017-07-18 International Business Machines Corporation Integrated circuit chip packaging
US8816906B2 (en) * 2011-05-05 2014-08-26 Intel Corporation Chip packages including through-silicon via dice with vertically inegrated phased-array antennas and low-frequency and power delivery substrates
US9258897B2 (en) * 2011-07-22 2016-02-09 Ibiden Co., Ltd. Wiring board and method for manufacturing the same
US9161478B2 (en) * 2012-02-24 2015-10-13 Futurewei Technologies, Inc. Apparatus and method for an active antenna heat sink
US8952521B2 (en) 2012-10-19 2015-02-10 Infineon Technologies Ag Semiconductor packages with integrated antenna and method of forming thereof
US9721920B2 (en) 2012-10-19 2017-08-01 Infineon Technologies Ag Embedded chip packages and methods for manufacturing an embedded chip package
US9538633B2 (en) * 2012-12-13 2017-01-03 Nvidia Corporation Passive cooling system integrated into a printed circuit board for cooling electronic components
EP2860757B1 (en) * 2013-09-11 2019-12-11 Nxp B.V. Integrated circuit
US20150262902A1 (en) 2014-03-12 2015-09-17 Invensas Corporation Integrated circuits protected by substrates with cavities, and methods of manufacture
US10636753B2 (en) * 2015-07-29 2020-04-28 STATS ChipPAC Pte. Ltd. Antenna in embedded wafer-level ball-grid array package
ITUB20153344A1 (en) * 2015-09-02 2017-03-02 St Microelectronics Srl ELECTRONIC POWER MODULE WITH IMPROVED THERMAL DISSIPATION AND ITS MANUFACTURING METHOD
US10083923B2 (en) 2015-09-21 2018-09-25 Intel Corporation Platform with thermally stable wireless interconnects
US20170347490A1 (en) * 2016-05-24 2017-11-30 Texas Instruments Incorporated High-frequency antenna structure with high thermal conductivity and high surface area
US10181653B2 (en) * 2016-07-21 2019-01-15 Infineon Technologies Ag Radio frequency system for wearable device
US10002844B1 (en) 2016-12-21 2018-06-19 Invensas Bonding Technologies, Inc. Bonded structures
DE102017200127A1 (en) 2017-01-05 2018-07-05 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Module assembly with embedded components and an integrated antenna, device with modular arrangements and method of manufacture
DE102017200126A1 (en) * 2017-01-05 2018-07-05 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Module assembly with integrated antenna and embedded components, and method for making a module assembly
US10522499B2 (en) 2017-02-09 2019-12-31 Invensas Bonding Technologies, Inc. Bonded structures
US10508030B2 (en) 2017-03-21 2019-12-17 Invensas Bonding Technologies, Inc. Seal for microelectronic assembly
US11112841B2 (en) * 2017-04-01 2021-09-07 Intel Corporation 5G mmWave cooling through PCB
US10785864B2 (en) * 2017-09-21 2020-09-22 Amazon Technologies, Inc. Printed circuit board with heat sink
KR102327548B1 (en) 2017-10-17 2021-11-16 삼성전자주식회사 Semiconductor device package
US10476188B2 (en) 2017-11-14 2019-11-12 Amazon Technologies, Inc. Printed circuit board with embedded lateral connector
KR102209123B1 (en) 2017-12-19 2021-01-28 삼성전자 주식회사 A module including an antenna and a radio frequency device and base station including the module
US10923408B2 (en) 2017-12-22 2021-02-16 Invensas Bonding Technologies, Inc. Cavity packages
US11380597B2 (en) 2017-12-22 2022-07-05 Invensas Bonding Technologies, Inc. Bonded structures
US11004757B2 (en) 2018-05-14 2021-05-11 Invensas Bonding Technologies, Inc. Bonded structures
US11497119B2 (en) 2018-10-02 2022-11-08 Telefonaktiebolaget Lm Ericsson (Publ) Carrier substrate, an electronic assembly and an apparatus for wireless communication
KR102640261B1 (en) 2018-11-12 2024-02-26 삼성전자주식회사 Electronic device including heat radiating structure
US11462460B2 (en) * 2019-06-06 2022-10-04 The Boeing Company Electrical module assembly with embedded dies
US12374641B2 (en) 2019-06-12 2025-07-29 Adeia Semiconductor Bonding Technologies Inc. Sealed bonded structures and methods for forming the same
KR102710329B1 (en) 2019-06-21 2024-09-27 삼성전자주식회사 Semiconductor Package
EP3876683A1 (en) * 2020-03-05 2021-09-08 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Heat removal mechanism for stack-based electronic device with process control component and processing components
EP3993567A1 (en) * 2020-11-02 2022-05-04 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Component carrier-based device with antenna coupling of electronic component and thermal coupling on opposing sides
US12080936B2 (en) * 2021-04-01 2024-09-03 Hughes Network Systems, Llc Cavity resonance suppression using thermal pedestal arrangements in active electronically scanned array
US12262514B2 (en) 2021-04-08 2025-03-25 International Business Machines Corporation Heat sinks with beyond-board fins
KR20230073480A (en) * 2021-11-19 2023-05-26 주식회사 아모센스 Phased array antenna module
US12374799B2 (en) * 2021-11-22 2025-07-29 Samsung Electronics Co., Ltd. Electronic device including antenna
WO2023090982A1 (en) * 2021-11-22 2023-05-25 삼성전자 주식회사 Electronic device including antenna

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5515605A (en) * 1992-07-22 1996-05-14 Robert Bosch Gmbh Apparatus and process for soldering component onto boards
US5646826A (en) * 1995-01-26 1997-07-08 Northern Telecom Limited Printed circuit board and heat sink arrangement
US5708566A (en) * 1996-10-31 1998-01-13 Motorola, Inc. Solder bonded electronic module

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5741729A (en) * 1994-07-11 1998-04-21 Sun Microsystems, Inc. Ball grid array package for an integrated circuit
AU6450096A (en) * 1995-07-14 1997-02-18 Olin Corporation Metal ball grid electronic package
MY123146A (en) 1996-03-28 2006-05-31 Intel Corp Perimeter matrix ball grid array circuit package with a populated center
US6084297A (en) * 1998-09-03 2000-07-04 Micron Technology, Inc. Cavity ball grid array apparatus
TW410446B (en) * 1999-01-21 2000-11-01 Siliconware Precision Industries Co Ltd BGA semiconductor package
US6075700A (en) 1999-02-02 2000-06-13 Compaq Computer Corporation Method and system for controlling radio frequency radiation in microelectronic packages using heat dissipation structures
US6500694B1 (en) 2000-03-22 2002-12-31 Ziptronix, Inc. Three dimensional device integration method and integrated device
US6556169B1 (en) * 1999-10-22 2003-04-29 Kyocera Corporation High frequency circuit integrated-type antenna component
US6163458A (en) * 1999-12-03 2000-12-19 Caesar Technology, Inc. Heat spreader for ball grid array package
TW462121B (en) * 2000-09-19 2001-11-01 Siliconware Precision Industries Co Ltd Heat sink type ball grid array package
JP3745213B2 (en) * 2000-09-27 2006-02-15 株式会社東芝 Semiconductor device and manufacturing method thereof
US7247516B1 (en) * 2000-11-15 2007-07-24 Skyworks Solutions, Inc. Method for fabricating a leadless chip carrier
US6582979B2 (en) * 2000-11-15 2003-06-24 Skyworks Solutions, Inc. Structure and method for fabrication of a leadless chip carrier with embedded antenna
US20020079572A1 (en) * 2000-12-22 2002-06-27 Khan Reza-Ur Rahman Enhanced die-up ball grid array and method for making the same
US6924407B2 (en) * 2001-08-27 2005-08-02 The University Of Kansas Pressure-tuned solid catalyzed heterogeneous chemical reactions
TW200520201A (en) * 2003-10-08 2005-06-16 Kyocera Corp High-frequency module and communication apparatus
US7538424B2 (en) * 2004-07-08 2009-05-26 Rambus Inc. System and method for dissipating heat from a semiconductor module
US7615856B2 (en) 2004-09-01 2009-11-10 Sanyo Electric Co., Ltd. Integrated antenna type circuit apparatus
US7786591B2 (en) * 2004-09-29 2010-08-31 Broadcom Corporation Die down ball grid array package
US7269017B2 (en) * 2004-11-19 2007-09-11 Delphi Technologies, Inc. Thermal management of surface-mount circuit devices on laminate ceramic substrate
JP2007188916A (en) 2006-01-11 2007-07-26 Renesas Technology Corp Semiconductor device
JP4503039B2 (en) * 2006-04-27 2010-07-14 三洋電機株式会社 Circuit equipment
JP5142119B2 (en) * 2006-09-20 2013-02-13 住友電装株式会社 Method of manufacturing printed circuit board having heat dissipation structure and heat dissipation structure of printed circuit board manufactured by the method
US7675465B2 (en) 2007-05-22 2010-03-09 Sibeam, Inc. Surface mountable integrated circuit packaging scheme
JP5314889B2 (en) * 2007-12-27 2013-10-16 新光電気工業株式会社 Electronic device, manufacturing method thereof, wiring board, and manufacturing method thereof
US7852281B2 (en) 2008-06-30 2010-12-14 Intel Corporation Integrated high performance package systems for mm-wave array applications

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5515605A (en) * 1992-07-22 1996-05-14 Robert Bosch Gmbh Apparatus and process for soldering component onto boards
US5646826A (en) * 1995-01-26 1997-07-08 Northern Telecom Limited Printed circuit board and heat sink arrangement
US5708566A (en) * 1996-10-31 1998-01-13 Motorola, Inc. Solder bonded electronic module

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130119535A1 (en) * 2011-11-11 2013-05-16 Skyworks Solutions, Inc. Flip chip packages with improved thermal performance
US9006889B2 (en) * 2011-11-11 2015-04-14 Skyworks Solutions, Inc. Flip chip packages with improved thermal performance
US9401316B2 (en) 2011-11-11 2016-07-26 Skyworks Solutions, Inc. Electronic devices with improved thermal performance
US9691683B2 (en) 2011-11-11 2017-06-27 Skyworks Solutions, Inc. Methods for improving thermal performance of flip chip packages
US8721359B1 (en) 2012-10-19 2014-05-13 John O. Tate Heat sink socket
CN104681504A (en) * 2013-11-29 2015-06-03 意法半导体研发(深圳)有限公司 Electronic equipment with first and second contact bonding pads and relevant method thereof
US9859196B2 (en) 2013-11-29 2018-01-02 STMicroelectronics (Shenzhen) R&D Co., Ltd. Electronic device with periphery contact pads surrounding central contact pads
US20150319880A1 (en) * 2014-05-02 2015-11-05 Honeywell International Inc. Reduced thermal transfer to peltier cooled fets
US9750158B2 (en) * 2014-05-02 2017-08-29 Honeywell International Inc. Reduced thermal transfer to Peltier cooled FETs
US10130003B2 (en) 2014-05-02 2018-11-13 Honeywell International Inc. Reduced thermal transfer to Peltier cooled FETs
US20160192489A1 (en) * 2014-12-24 2016-06-30 Fujitsu Limited Power supply board
US10331161B2 (en) * 2014-12-24 2019-06-25 Fujitsu Limited Power supply board
WO2019164619A1 (en) * 2018-02-20 2019-08-29 Intel Corporation Antenna modules and communication devices
US10784563B2 (en) 2018-02-21 2020-09-22 International Business Machines Corporation Scalable phased array package
US10826194B2 (en) 2018-02-21 2020-11-03 International Business Machines Corporation Scalable phased array package
US11336015B2 (en) 2018-03-28 2022-05-17 Intel Corporation Antenna boards and communication devices
US11380979B2 (en) 2018-03-29 2022-07-05 Intel Corporation Antenna modules and communication devices
US11870132B2 (en) 2018-03-29 2024-01-09 Intel Corporation Antenna modules and communication devices
US10431920B1 (en) 2018-04-17 2019-10-01 John O. Tate One-piece parallel multi-finger contact
US11011827B2 (en) 2018-05-11 2021-05-18 Intel IP Corporation Antenna boards and communication devices
US12218408B2 (en) 2018-05-11 2025-02-04 Intel Corporation Antenna boards and communication devices
US11509037B2 (en) 2018-05-29 2022-11-22 Intel Corporation Integrated circuit packages, antenna modules, and communication devices
US10797394B2 (en) 2018-06-05 2020-10-06 Intel Corporation Antenna modules and communication devices
US11121468B2 (en) 2018-06-05 2021-09-14 Intel Corporation Antenna modules and communication devices
US11664596B2 (en) 2018-06-05 2023-05-30 Intel Corporation Antenna modules and communication devices

Also Published As

Publication number Publication date
US20120063094A1 (en) 2012-03-15
US8411444B2 (en) 2013-04-02

Similar Documents

Publication Publication Date Title
US8411444B2 (en) Thermal interface material application for integrated circuit cooling
EP2626897B1 (en) Transmission line transition having vertical structure and single chip package using land grid array joining
US7145225B2 (en) Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
US9728481B2 (en) System with a high power chip and a low power chip having low interconnect parasitics
US7372151B1 (en) Ball grid array package and process for manufacturing same
US6750546B1 (en) Flip-chip leadframe package
US20080157295A1 (en) Methods and apparatus for multichip module packaging
KR20190018812A (en) Semiconductor package and electronic device having the same
WO2006132151A1 (en) Interposer and semiconductor device
CN105762138A (en) Integrated millimeter wave chip packaging structure
TWI557854B (en) Integrated millimeter wave chip package structure
EP1571706B1 (en) Electronic device
US11508663B2 (en) PCB module on package
CN1971894A (en) Chip-embedded modular structure
EP2543066B1 (en) Thermal vias in an integrated circuit package with an embedded die
CN115036296A (en) Antenna apparatus, electronic device and forming method thereof
US11296005B2 (en) Integrated device package including thermally conductive element and method of manufacturing same
EP2469592A1 (en) Integrated circuit chip package device
US7709934B2 (en) Package level noise isolation
US11088123B1 (en) Package system having laterally offset and ovelapping chip packages
TW417265B (en) Low-cost surface-mount compatible land-grid array (lga) chips cale package (csp) for packaging solder-bumped flip chips
US20050196907A1 (en) Underfill system for die-over-die arrangements
CN217444379U (en) Packaging structure of semiconductor device and electronic equipment
JP2004022610A (en) Interposer, semiconductor package, method of manufacturing interposer, and method of manufacturing semiconductor package
JP2001144215A (en) Flip chip mounting

Legal Events

Date Code Title Description
AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117