[go: up one dir, main page]

US20120284497A1 - Booting method of main chip - Google Patents

Booting method of main chip Download PDF

Info

Publication number
US20120284497A1
US20120284497A1 US13/311,539 US201113311539A US2012284497A1 US 20120284497 A1 US20120284497 A1 US 20120284497A1 US 201113311539 A US201113311539 A US 201113311539A US 2012284497 A1 US2012284497 A1 US 2012284497A1
Authority
US
United States
Prior art keywords
boot
main chip
nand flash
page
same
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/311,539
Inventor
Chia-Hung HSIN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Novatek Microelectronics Corp
Original Assignee
Novatek Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Novatek Microelectronics Corp filed Critical Novatek Microelectronics Corp
Assigned to NOVATEK MICROELECTRONICS CORP. reassignment NOVATEK MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSIN, CHIA-HUNG
Publication of US20120284497A1 publication Critical patent/US20120284497A1/en
Priority to US14/812,597 priority Critical patent/US10146433B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604—Improving or facilitating administration, e.g. storage management
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0632—Configuration or reconfiguration of storage systems by initialisation or re-initialisation of storage systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]

Definitions

  • the invention relates in general to a booting method of a main chip.
  • configuration of the NAND Flash including page size, block size and a error correction code (ECC) type, has to be shown to a main chip, so that the main chip can initialize the NAND Flash and then send instructions to read the NAND Flash.
  • ECC error correction code
  • the configuration information of the NAND Flash is obtained in two ways.
  • 5 general purpose I/O (GPIO) pins of the main chip are utilized to connect to the NAND Flash to obtain the configuration information.
  • Two of the GPIO pins are utilized to obtain information of the page size
  • another two of the GPIO pins are utilized to obtain information of the block size
  • the remain one of the GPIO pins is utilized to obtain information of the ECC type.
  • the main chip is able to initialize the NAND Flash according to the configuration information obtained by the GPIO pins.
  • utilization of the GPIO pins makes the cost of package remain high.
  • a boot table including identifications (IDs) of the current NAND Flashes and corresponding configuration information may be created, and then recorded in a read only memory (ROM).
  • IDs identifications
  • ROM read only memory
  • the main chip may read the ID form the NAND Flash and then look it up in the boot table in the ROM accordingly, so as to obtain the corresponding configuration information.
  • the main chip can initialize the NAND Flash according to the configuration information obtained from the boot table.
  • the boot table only records existing NAND Flashes, thus lack of expandability and unable to support the future new NAND Flashes.
  • the disclosure is directed to a booting method of a main chip, capable of supporting all types of NAND Flash by placing a corresponding boot table in the NAND Flash and booting in software algorithm.
  • a booting method of a main chip includes the following steps.
  • the main chip searches a current block of a NAND Flash for reading a boot table from a current page of the current block and verifying a boot header of the boot table. When the boot header passes the verification, the main chip checks whether identification (ID) of the boot table and ID of the NAND Flash are the same. When the ID of the boot table and ID of the NAND Flash are the same, the main chip reads a next page of the current block and checks whether data stored in the current page and in the next page is the same. When the data stored in the current page and in the next page is the same, the main chip reads configuration information of the boot table to initialize the NAND Flash and boots.
  • ID identification
  • FIG. 1 shows a flow chart showing a booting method of a main chip according to an embodiment.
  • the disclosure proposes a booting method of a main chip, capable of supporting all types of NAND Flash by placing a corresponding boot table in the NAND Flash and booting in software algorithm.
  • FIG. 1 a flow chart showing a booting method of a main chip according to an embodiment is shown.
  • the booting method of the main chip disclosed in FIG. 1 substantially utilizes a NAND Flash to boot.
  • the NAND Flash includes M blocks, each including N pages, M and N being positive integers. Data recorded in each page in the single block of the NAND Flash is substantially the same.
  • step S 100 the main chip searches an X-th block of the NAND Flash for reading a boot table from a Y-th page, X and Y being non-negative integers respectively smaller than M and N.
  • the boot table includes a boot hear, an identification (ID), and configuration information of the NAND Flash corresponding to the ID, for example.
  • the configuration information at least includes page size, block size or error correction code
  • the boot table stores in the first 1024 bytes of at least two blocks of the NAND Flash, for example.
  • ECC ECC
  • step S 110 the main chip verifies the boot header of the boot table.
  • the verification is such as to determine whether the boot header includes a verification string “BootFromNAND”.
  • the boot header fails the verification, representing that the current X-th block is not a boot block, it proceeds to step S 120 , and 1 is added to X.
  • step S 125 whether X is equal to M is determined. If not, it backs to step S 100 to search a next block.
  • the boot header passes the verification, it represents that the X-th block is the boot block. If X is equal to M, it represents that all block are not the boot block, and it proceeds to an end.
  • step S 130 the main chip reads ID of the NAND Flash from the NAND Flash, and checks whether the ID of the boot table and the ID of the NAND Flash are the same. When the ID of the boot table is different from the ID of the NAND Flash, it represents that data recorded in the boot table of the X-the block may be wrong. Thus it proceeds to step S 120 , and 1 is added to X and then it backs to step S 100 to search the a next boot block to read a correct boot table.
  • step S 140 the main chip reads data in a (Y+1)-th page.
  • the Y-th page and the (Y+1)-th page in the same X-th block should store the same data on the basis of characteristics of the NAND Flash.
  • step S 150 the main chip checks whether data stored in the Y-th page and the (Y+1)-th page is the same. If not, it proceeds to step S 152 , and 1 is added to Y. Then it proceeds to step S 152 , whether Y is equal to N is determined. If Y is not equal to N, steps S 140 and S 150 are repeated until there are two pages storing the same data.
  • the steps S 140 and S 150 further raise data accuracy of the NAND Flash in the disclosure.
  • Y is equal to N, it represents that there is still no the same data as the end page of the current block is searched. Thus, it backs to step S 120 to search the next block.
  • the main chip When data stored in the different pages, the Y-th page and the (Y+1)-th page for example, is the same, the main chip reads the configuration information recorded in the boot table of the same page data to initialize the NAND Flash in step S 160 . Afterwards, in step S 170 , the main chip starts to boot. It is observed that, in the booting method of the main chip disclosed above, the boot table built in the NAND Flash only needs to record the ID and the configuration information of the NAND Flash itself. Compared with the traditional boot table built in the ROM recording the IDs and the configuration information of numerous existing different types of NAND Flashes, the disclosed booting method of the main chip saves huge memory space.
  • the a booting method of a main chip proposed in the disclosure places the corresponding boot table in the NAND Flash, thus huge memory space is saved and the lack of expandability is solved.
  • the ECC such as every 512 bits data corresponding to 15 bits ECC, is utilized in the disclosure to raise the data accuracy, hence the traditional data loss problems easily caused by storing data in the NAND Flash are overcome.
  • the booting method of the main chip in the disclosure substantially boots in software algorithm without using additional GPIO pins, thus the pins are saved and the packing cost is reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Computer Security & Cryptography (AREA)
  • Stored Programmes (AREA)
  • Read Only Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

A booting method of a main chip includes the following steps. The main chip searches a current block of a NAND Flash for reading a boot table from a current page of the current block and verifying a boot header of the boot table. When the boot header passes the verification, the main chip checks whether ID of the boot table and ID of the NAND Flash are the same. When the IDs of the boot table and the NAND Flash are the same, the main chip reads a next page of the current block and checks whether data stored in the current page and in the next page is the same. When the data stored in the current page and in the next page is the same, the main chip reads configuration information of the boot table to initialize the NAND Flash and boots.

Description

  • This application claims the benefit of Taiwan application Serial No. 100115845, filed May 5, 2011, the subject matter of which is incorporated herein by reference.
    • BACKGROUND
  • 1. Technical Field
  • The invention relates in general to a booting method of a main chip.
  • 2. Background
  • In a general booting process utilizing a NAND Flash, configuration of the NAND Flash, including page size, block size and a error correction code (ECC) type, has to be shown to a main chip, so that the main chip can initialize the NAND Flash and then send instructions to read the NAND Flash.
  • Traditionally, the configuration information of the NAND Flash is obtained in two ways. In the first way, 5 general purpose I/O (GPIO) pins of the main chip are utilized to connect to the NAND Flash to obtain the configuration information. Two of the GPIO pins are utilized to obtain information of the page size, another two of the GPIO pins are utilized to obtain information of the block size, and the remain one of the GPIO pins is utilized to obtain information of the ECC type. Then, the main chip is able to initialize the NAND Flash according to the configuration information obtained by the GPIO pins. However, utilization of the GPIO pins makes the cost of package remain high.
  • In the second way, a boot table including identifications (IDs) of the current NAND Flashes and corresponding configuration information may be created, and then recorded in a read only memory (ROM). When the NAND Flash is utilized to boot, the main chip may read the ID form the NAND Flash and then look it up in the boot table in the ROM accordingly, so as to obtain the corresponding configuration information. Afterwards, the main chip can initialize the NAND Flash according to the configuration information obtained from the boot table. However, the boot table only records existing NAND Flashes, thus lack of expandability and unable to support the future new NAND Flashes.
    • SUMMARY
  • The disclosure is directed to a booting method of a main chip, capable of supporting all types of NAND Flash by placing a corresponding boot table in the NAND Flash and booting in software algorithm.
  • According to a first aspect of the present disclosure, a booting method of a main chip is provided. The booting method of the main chip includes the following steps. The main chip searches a current block of a NAND Flash for reading a boot table from a current page of the current block and verifying a boot header of the boot table. When the boot header passes the verification, the main chip checks whether identification (ID) of the boot table and ID of the NAND Flash are the same. When the ID of the boot table and ID of the NAND Flash are the same, the main chip reads a next page of the current block and checks whether data stored in the current page and in the next page is the same. When the data stored in the current page and in the next page is the same, the main chip reads configuration information of the boot table to initialize the NAND Flash and boots.
  • The invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The following description is made with reference to the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a flow chart showing a booting method of a main chip according to an embodiment.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • The disclosure proposes a booting method of a main chip, capable of supporting all types of NAND Flash by placing a corresponding boot table in the NAND Flash and booting in software algorithm.
  • Referring to FIG. 1, a flow chart showing a booting method of a main chip according to an embodiment is shown. The booting method of the main chip disclosed in FIG. 1 substantially utilizes a NAND Flash to boot. The NAND Flash includes M blocks, each including N pages, M and N being positive integers. Data recorded in each page in the single block of the NAND Flash is substantially the same.
  • In step S100, the main chip searches an X-th block of the NAND Flash for reading a boot table from a Y-th page, X and Y being non-negative integers respectively smaller than M and N. In the disclosure, the boot table includes a boot hear, an identification (ID), and configuration information of the NAND Flash corresponding to the ID, for example. The configuration information at least includes page size, block size or error correction code
  • (ECC) type of the NAND Flash. In the disclosure, the boot table stores in the first 1024 bytes of at least two blocks of the NAND Flash, for example. Besides, traditional data loss problems easily caused by storing data in the NAND Flash are overcome by utilizing the ECC.
  • In step S110, the main chip verifies the boot header of the boot table. The verification is such as to determine whether the boot header includes a verification string “BootFromNAND”. When the boot header fails the verification, representing that the current X-th block is not a boot block, it proceeds to step S120, and 1 is added to X. Then, in step S125, whether X is equal to M is determined. If not, it backs to step S100 to search a next block. When the boot header passes the verification, it represents that the X-th block is the boot block. If X is equal to M, it represents that all block are not the boot block, and it proceeds to an end.
  • Proceeding to step S130, the main chip reads ID of the NAND Flash from the NAND Flash, and checks whether the ID of the boot table and the ID of the NAND Flash are the same. When the ID of the boot table is different from the ID of the NAND Flash, it represents that data recorded in the boot table of the X-the block may be wrong. Thus it proceeds to step S120, and 1 is added to X and then it backs to step S100 to search the a next boot block to read a correct boot table.
  • When the ID of the boot table is the same as the ID of the NAND Flash, it proceeds to step S140, and the main chip reads data in a (Y+1)-th page. The Y-th page and the (Y+1)-th page in the same X-th block should store the same data on the basis of characteristics of the NAND Flash. Thus in step S150, the main chip checks whether data stored in the Y-th page and the (Y+1)-th page is the same. If not, it proceeds to step S152, and 1 is added to Y. Then it proceeds to step S152, whether Y is equal to N is determined. If Y is not equal to N, steps S140 and S150 are repeated until there are two pages storing the same data. On the basis of characteristics of the NAND Flash, the steps S140 and S150 further raise data accuracy of the NAND Flash in the disclosure. When Y is equal to N, it represents that there is still no the same data as the end page of the current block is searched. Thus, it backs to step S120 to search the next block.
  • When data stored in the different pages, the Y-th page and the (Y+1)-th page for example, is the same, the main chip reads the configuration information recorded in the boot table of the same page data to initialize the NAND Flash in step S160. Afterwards, in step S170, the main chip starts to boot. It is observed that, in the booting method of the main chip disclosed above, the boot table built in the NAND Flash only needs to record the ID and the configuration information of the NAND Flash itself. Compared with the traditional boot table built in the ROM recording the IDs and the configuration information of numerous existing different types of NAND Flashes, the disclosed booting method of the main chip saves huge memory space.
  • The a booting method of a main chip proposed in the disclosure places the corresponding boot table in the NAND Flash, thus huge memory space is saved and the lack of expandability is solved. Meanwhile, the ECC, such as every 512 bits data corresponding to 15 bits ECC, is utilized in the disclosure to raise the data accuracy, hence the traditional data loss problems easily caused by storing data in the NAND Flash are overcome. In addition, the booting method of the main chip in the disclosure substantially boots in software algorithm without using additional GPIO pins, thus the pins are saved and the packing cost is reduced.
  • While the invention has been described by way of example and in terms of a preferred embodiment, it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.

Claims (5)

1. A booting method of a main chip, comprising:
utilizing the main chip to search a current block of a NAND Flash for reading a boot table from a current page of the current block and verifying a boot header of the boot table;
utilizing the main chip to check whether identification (ID) of the boot table and ID of the NAND Flash are the same when the boot header passes the verification;
utilizing the main chip to read a next page of the current block and check whether data stored in the current page and in the next page is the same when the ID of the boot table and ID of the NAND Flash are the same; and
utilizing the main chip to read configuration information of the boot table to initialize the NAND Flash and boots when the data stored in the current page and in the next page is the same.
2. The booting method according to claim 1, wherein the configuration information at least includes page size, block size or an error correction code type.
3. The booting method according to claim 1, further comprising:
utilizing the main chip to search a next block for reading the boot table from the next block and verifying the boot header when the boot header fails the verification.
4. The booting method according to claim 1, further comprising:
utilizing the main chip to search a next block for reading the boot table from the next block and verifying the boot header when the ID of the boot table and ID of the NAND Flash are different.
5. The booting method according to claim 1, further comprising:
utilizing the main chip to read another page and check whether data stored in the another page is the same with data stored in the current page or in the next page when the data stored in the current page and in the next page is different.
US13/311,539 2011-05-05 2011-12-05 Booting method of main chip Abandoned US20120284497A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/812,597 US10146433B2 (en) 2011-05-05 2015-07-29 Method for initializing NAND flash serving as a booting device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW100115845 2011-05-05
TW100115845A TWI537826B (en) 2011-05-05 2011-05-05 Booting method of main chip

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/812,597 Division US10146433B2 (en) 2011-05-05 2015-07-29 Method for initializing NAND flash serving as a booting device

Publications (1)

Publication Number Publication Date
US20120284497A1 true US20120284497A1 (en) 2012-11-08

Family

ID=47091054

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/311,539 Abandoned US20120284497A1 (en) 2011-05-05 2011-12-05 Booting method of main chip
US14/812,597 Active US10146433B2 (en) 2011-05-05 2015-07-29 Method for initializing NAND flash serving as a booting device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/812,597 Active US10146433B2 (en) 2011-05-05 2015-07-29 Method for initializing NAND flash serving as a booting device

Country Status (2)

Country Link
US (2) US20120284497A1 (en)
TW (1) TWI537826B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150378609A1 (en) * 2011-05-05 2015-12-31 Novatek Microelectronics Corp. Method for initializing nand flash
CN106055361A (en) * 2016-05-31 2016-10-26 深圳市国鑫恒宇科技有限公司 Integrated firmware implementation method and system based on various different models of BMC (baseboard management controller)
US20170206005A1 (en) * 2016-01-14 2017-07-20 Phison Electronics Corp. Data search method, memory storage apparatus, and memory control circuit unit

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106991036B (en) * 2016-01-20 2020-04-24 阿里巴巴集团控股有限公司 Prompting method and system for information input abnormity
CN109976815B (en) * 2019-03-20 2022-03-29 深圳忆联信息系统有限公司 Method and system for accelerating Nandboot

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080200206A1 (en) * 2005-01-14 2008-08-21 Telefonaktiebolaget Lm Ericsson Method And Device For Initializing A Booting Procedure Of A Mobile Device
US7765393B1 (en) * 2006-07-11 2010-07-27 Network Appliance, Inc. Method and system of embedding a boot loader as system firmware
US8051329B1 (en) * 2010-02-05 2011-11-01 Netapp, Inc. Method and system for initializing a computing system

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7287154B1 (en) * 2004-02-02 2007-10-23 Trimble Navigation Limited Electronic boot up system and method
JP4357331B2 (en) * 2004-03-24 2009-11-04 東芝メモリシステムズ株式会社 Microprocessor boot-up control device and information processing system
KR100708128B1 (en) * 2005-04-30 2007-04-17 삼성전자주식회사 Nand flash memory control device and method
US8429326B2 (en) 2005-09-12 2013-04-23 Mediatek Inc. Method and system for NAND-flash identification without reading device ID table
JP4999325B2 (en) * 2005-12-21 2012-08-15 ルネサスエレクトロニクス株式会社 Flash memory
KR100880379B1 (en) * 2006-05-25 2009-01-23 삼성전자주식회사 Information device system booted with boot code provided from outside
US8051204B2 (en) * 2007-04-05 2011-11-01 Hitachi, Ltd. Information asset management system, log analysis server, log analysis program, and portable medium
US7979667B2 (en) * 2007-12-10 2011-07-12 Spansion Llc Memory array search engine
US8171277B2 (en) * 2008-07-02 2012-05-01 Apple Inc. Method and apparatus for booting from a flash memory without prior knowledge of flash parameter information
CN102043651B (en) 2009-10-22 2013-07-03 鸿富锦精密工业（深圳）有限公司 NAND flash memory and data updating management method thereof
US8443135B2 (en) * 2009-10-27 2013-05-14 Texas Instruments Incorporated Exhaustive parameter search algorithm for interface with nand flash memory
TWI456577B (en) * 2010-08-10 2014-10-11 Hon Hai Prec Ind Co Ltd Nand flash startup device and using method of the same
US8621194B2 (en) * 2010-08-31 2013-12-31 Conexant Systems, Inc. Processor NAND flash boot system and method
US8417880B2 (en) * 2010-11-01 2013-04-09 Hong Kong Applied Science and Technology Research Institute Company Limited System for NAND flash parameter auto-detection
TWI537826B (en) * 2011-05-05 2016-06-11 聯詠科技股份有限公司 Booting method of main chip
CN103902461A (en) * 2012-12-27 2014-07-02 中兴通讯股份有限公司 Method and device for compatibility of different Nand flash memories

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080200206A1 (en) * 2005-01-14 2008-08-21 Telefonaktiebolaget Lm Ericsson Method And Device For Initializing A Booting Procedure Of A Mobile Device
US7765393B1 (en) * 2006-07-11 2010-07-27 Network Appliance, Inc. Method and system of embedding a boot loader as system firmware
US8051329B1 (en) * 2010-02-05 2011-11-01 Netapp, Inc. Method and system for initializing a computing system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Jedrak, Michael. "NAND Flash memory in embedded systems", retreived Oct 1, 2010. D&R Industry Articles. *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150378609A1 (en) * 2011-05-05 2015-12-31 Novatek Microelectronics Corp. Method for initializing nand flash
US10146433B2 (en) * 2011-05-05 2018-12-04 Novatek Microelectronics Corp. Method for initializing NAND flash serving as a booting device
US20170206005A1 (en) * 2016-01-14 2017-07-20 Phison Electronics Corp. Data search method, memory storage apparatus, and memory control circuit unit
US10732845B2 (en) * 2016-01-14 2020-08-04 Phison Electronics Corp. Data search method, memory storage apparatus, and memory control circuit unit
CN106055361A (en) * 2016-05-31 2016-10-26 深圳市国鑫恒宇科技有限公司 Integrated firmware implementation method and system based on various different models of BMC (baseboard management controller)

Also Published As

Publication number Publication date
TWI537826B (en) 2016-06-11
US10146433B2 (en) 2018-12-04
TW201246074A (en) 2012-11-16
US20150378609A1 (en) 2015-12-31

Similar Documents

Publication Publication Date Title
US10146433B2 (en) Method for initializing NAND flash serving as a booting device
CN101076168B (en) Management method of intelligent terminal system and intelligent terminal
TWI515561B (en) Data tree storage methods, systems and computer program products using page structure of flash memory
US9372750B2 (en) Method and apparatus for non-volatile RAM error re-mapping
US8060688B2 (en) Method and device for reconfiguration of reliability data in flash EEPROM storage pages
CN103279406B (en) A kind of partition method of internal memory and device
US20090265403A1 (en) File system
TWI486957B (en) Method, device and operating system for processing, using a nand flash memory burn data
CN103544031B (en) The android system upgrade method and system of multi partition peripheral storage device
CN105808378B (en) Metadata restorative procedure and device
CN106776105B (en) System startup file checking and compiling method
US9754682B2 (en) Implementing enhanced performance with read before write to phase change memory
CN106528441B (en) Data processing method and device for simulating EEPROM (electrically erasable programmable read-Only memory) and electronic equipment
WO2006066446A1 (en) A method and device for compatible loading of equipments software in distributed control system
KR100954603B1 (en) Log file of file system and error recovery method of the file system
US20150067192A1 (en) System and method for adjusting sas addresses of sas expanders
CN102314490B (en) Method and device for recovering Linux FAT (File Allocation Table) file system
CN105446652A (en) Method and device for storing camera shooting data
US9086806B2 (en) System and method for controlling SAS expander to electronically connect to a RAID card
CN107665129A (en) Information processing method and storage device
CN102779049B (en) Main chip boot method
US9128898B2 (en) Server and method for managing redundant array of independent disk cards
CN110008059B (en) Data update method, device and storage medium of non-volatile storage medium
CN101996168A (en) Method and device for formatting flash memory
US9436547B2 (en) Data storing method, memory control circuit unit and memory storage device

Legal Events

Date Code Title Description
AS Assignment

Owner name: NOVATEK MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSIN, CHIA-HUNG;REEL/FRAME:027329/0248

Effective date: 20111129

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION