[go: up one dir, main page]

US20110176641A1 - D.C. Offset Estimation - Google Patents

D.C. Offset Estimation Download PDF

Info

Publication number
US20110176641A1
US20110176641A1 US12/690,549 US69054910A US2011176641A1 US 20110176641 A1 US20110176641 A1 US 20110176641A1 US 69054910 A US69054910 A US 69054910A US 2011176641 A1 US2011176641 A1 US 2011176641A1
Authority
US
United States
Prior art keywords
component
meas
offset
pair
measurement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/690,549
Inventor
Jonas Persson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ST Ericsson SA
Original Assignee
ST Ericsson SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ST Ericsson SA filed Critical ST Ericsson SA
Priority to US12/690,549 priority Critical patent/US20110176641A1/en
Assigned to ST-ERICSSON SA reassignment ST-ERICSSON SA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PERSSON, JONAS
Priority to EP11701783A priority patent/EP2526625A1/en
Priority to US13/522,662 priority patent/US8976692B2/en
Priority to CN201180006556.6A priority patent/CN102742165B/en
Priority to PCT/EP2011/050753 priority patent/WO2011089184A1/en
Priority to KR1020127019040A priority patent/KR101771272B1/en
Publication of US20110176641A1 publication Critical patent/US20110176641A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02Transmitters
    • H04B1/04Circuits
    • H04B1/0475Circuits with means for limiting noise, interference or distortion
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/16Circuits
    • H04B1/30Circuits for homodyne or synchrodyne receivers
    • H04B1/302Circuits for homodyne or synchrodyne receivers for single sideband receivers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of DC offset
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/36Modulator circuits; Transmitter circuits
    • H04L27/362Modulation using more than one carrier, e.g. with quadrature carriers, separately amplitude modulated
    • H04L27/364Arrangements for overcoming imperfections in the modulator, e.g. quadrature error or unbalanced I and Q levels
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0016Stabilisation of local oscillators
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2647Arrangements specific to the receiver only

Definitions

  • This invention relates to electronic communication systems and more particularly to signal offset compensation in such systems.
  • Quadrature modulation schemes which use in-phase (I) and quadrature (Q) signal components, and do not have constant envelopes.
  • Examples of such communication systems are cellular radio telephone systems that use wideband code division multiple access (WCDMA), orthogonal frequency division multiple access (OFDMA), and their variants.
  • WCDMA wideband code division multiple access
  • OFDMA orthogonal frequency division multiple access
  • part of the communicated information is encoded in the amplitude (envelope) of the transmitted signal and part is encoded in the phase of the transmitted signal.
  • the power amplifier (PA) and various other components of the radio transmitter have to be linear, which is to say for example that the functional relationship between the output power of the PA and the input power of the PA is a straight line for all possible power levels.
  • the phase shift of the input signal for example through the PA has to be constant for all possible power levels.
  • Amplitude/phase distortion (vector distortion) in the transmitter can also increase the bit error rate (BER) of the communication system, e.g., degrading the audio quality of a voice call or reducing the speed of an internet connection.
  • BER bit error rate
  • the likelihood of proper performance can be increased by including in the transmitter a measurement receiver (MRX) that samples the transmitted signal and generates a compensation signal is fed back to the modulator, PA, and/or other transmitter components to correct the transmitter output signal.
  • MRX measurement receiver
  • FIG. 1 shows an antenna 102 , a coupler 104 , an amplifier 106 , a quadrature modulator 108 , and an MRX 110 .
  • the amplifier 106 and modulator 108 can be considered the “transmit path” of the arrangement 100 , which it will be understood typically includes oscillators and other components not shown.
  • the MRX 110 samples the transmitted signal generated by the transmit path through the operation of the coupler 104 and provides a compensation signal to the modulator 108 .
  • the MRX 110 can be used for several purposes, one of which is measurement, or more generally estimation, of the direct-current (d.c.) offset between I and Q components in the amplifier 106 and quadrature modulator 108 .
  • the I/O d.c. offset of the MRX itself typically must be negligible (ideally, it should be zero) or at least well known. Otherwise, the I/O d.c. offset of the transmit path will generally not be correctly estimated.
  • European Patent Application Publication No. EP 1 835 626 A1 by Ishikawa et al. describes a d.c. offset correction value estimating unit that estimates a d.c. offset correction value based on a transmit signal that is produced by a quadrature modulator.
  • a signal level detecting unit detects the signal level of an input signal
  • a weight factor calculating unit computes a weight factor for the d.c. offset correction value in accordance with the signal level
  • a weighting unit assigns a weight to the d.c. offset correction value in accordance with the weight factor.
  • a d.c. offset in the transmit signal is compensated by using the thus weighted d.c. offset correction value.
  • U.S. Patent Application Publication No. US 2007/0092023 by Kang et al. describes a method for self-calibrating mismatch and d.c. offset in a mobile transceiver.
  • the transceiver's transmitter is used as a signal generator and the transceiver's receiver is used to measure a response characteristic.
  • a baseband processor calibrates the mismatch and the d.c. offset for the receiving and transmitting sides using a test signal received from the transmitter.
  • U.S. Pat. No. 7,266,359 to Chen et al. describes a method for removing d.c. interference from a signal received by a communication receiver that removes d.c. offsets induced by the receiver and the transmitter.
  • the method includes removing an estimated d.c. offset from a received signal, correcting a frequency shift in the received signal, estimating a second d.c. offset signal induced by the transmitter, and removing the
  • the receiver d.c. offset is estimated and removed before performing a timing carrier offset correction using Barker code manipulation to remove receiver d.c. offset and to sum all Barker chips after effectively multiplying Barker codes to correlate to a Barker sequence unaffected by the receiver d.c. offset signal.
  • U.S. Patent Application Publication No. US 2008/0063113 by Gao et al. describes a method of correcting d.c. offset errors in a transmitter having an OFDMA-based quadrature modulator.
  • a compensator before the modulator compensates the d.c. offset and is updated with estimated d.c. offset values obtained by performing a discrete Fourier transform in the digital baseband domain while sending a pair of orthogonal test tones to the modulator's inputs.
  • U.S. Patent Application Publication No. US 2009/0041161 by Jian et al. describes a d.c. offset estimation in an OFDMA system that includes a carrier frequency offset estimator receiving an input signal and estimating a carrier frequency offset value, a symbol timing recovery unit providing a symbol boundary of the input signal, and a d.c. offset estimator estimating a d.c. offset value based on the input signal, the carrier frequency offset value, and the symbol boundary.
  • This invention enables the I/O d.c. offset in the transmit path to be estimated without prior knowledge of the I/O d.c. offset of the MRX itself. Moreover, this invention enables both the I/O d.c. offset of the transmit path and the I/O d.c. offset of the MRX to be estimated.
  • an apparatus for estimating a d.c. offset in a transmitter having a transmit path for quadrature modulating a carrier with input I and Q component signals and generating a transmit signal includes a measurement receiver, a phase shifter, and an offset estimator.
  • the measurement receiver is configured to quadrature demodulate a portion of the transmit signal to generate an I component measurement signal and a Q component measurement signal.
  • the phase shifter is configured to generate a first pair of oscillator signals having a relative phase shift of substantially 90 degrees for quadrature demodulation in the measurement receiver and for quadrature modulation in the transmit path.
  • the phase shifter is also configured to selectively generate a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a phase shift of 180 degrees with respect to the first pair of oscillator signals for quadrature demodulation in the measurement receiver.
  • the offset estimator is configured to compute at least one of a d.c. offset of the transmit path and a d.c. offset of the measurement receiver based on the input I and Q component signals and on measurement I and Q component signals generated with the first and second pairs of oscillator signals.
  • a method of estimating a d.c. offset in a transmitter having a transmit signal generated by quadrature mixing input I and Q component signals with respective ones of a first pair of oscillator signals having a relative phase shift of substantially 90 degrees includes generating a first pair of measurement I component and Q component measurement signals by quadrature demodulating a portion of the transmit signal with the first pair of oscillator signals; generating a second pair of measurement I component and Q component signals by quadrature demodulating a portion of the transmit signal with a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a relative phase shift with respect to the first pair of oscillator signals of substantially 180 degrees; and computing the d.c. offset based on the first and second pairs of measurement I and Q component signals and on the input I and Q component signals.
  • a computer-readable medium having stored instructions that, when executed by a computer, cause the computer to perform a method of estimating a d.c. offset in a transmitter having a transmit signal generated by quadrature mixing input I and Q component signals with respective ones of a first pair of oscillator signals having a relative phase shift of substantially 90 degrees.
  • the method includes generating a first pair of measurement I component and Q component measurement signals by quadrature demodulating a portion of the transmit signal with the first pair of oscillator signals; generating a second pair of measurement I component and Q component signals by quadrature demodulating a portion of the transmit signal with a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a relative phase shift with respect to the first pair of oscillator signals of substantially 180 degrees; and computing the d.c. offset based on the first and second pairs of measurement I and Q component signals and on the input I and Q component signals.
  • FIG. 1 is a block diagram of transmitter with a measurement receiver
  • FIG. 2 is a block diagram of a portion of an improved transmitter with a measurement receiver
  • FIG. 3 is a flow chart of method of d.c. offset estimation
  • FIG. 4 depicts a communication network
  • FIG. 5 is a block diagram of a user equipment for the communication network.
  • This invention is applicable to any type of communication system and can be applied in any part of the system, e.g., uplink (UL) or downlink (DL), where d.c.-offset estimation is of interest.
  • UL uplink
  • DL downlink
  • the digital part 206 of the transmit path includes a digital transmit signal waveform generator (WFG) 216 that produces an in-phase transmit signal i tx and a quadrature transmit signal q tx , which are converted to analog form by respective digital-to-analog converters (DACs).
  • WFG digital transmit signal waveform generator
  • DACs digital-to-analog converters
  • the analog part 204 of the transmit path uses the analog transmit signal components produced by the DACs to quadrature-modulate a carrier signal generated by the VCO 208 or equivalent local oscillator (LO) in the usual way with two mixers fed respectively by an unshifted and 90-degree shifted LO signal.
  • the phase shifter 210 implements the 0-degree and 90-degree phase shifts of the LO signal needed for the quadrature modulation in the transmit path, and for quadrature demodulation in the MRX 212 as described below.
  • the modulated carrier is suitably amplified, for example by a power amplifier PA and variable-gain amplifier VGA in the analog part 204 , and the complex transmitter output signal is passed to an antenna or other port (not shown) through the coupler 202 .
  • the waveform generator 216 also provides an in-phase reference signal i ref and a quadrature reference signal q ref to the estimator 214 .
  • the reference signals i ref and ref are simply the transmit signals i tx and q tx , respectively, and are used by the estimator 214 as described in more detail below.
  • the generator 216 generates signals that are compliant with the applicable modulation type and system standards in terms of data rate, pulse shaping filter, data (IQ) constellation, etc.
  • the generator 216 can be implemented in a substantially conventional way, although a relevant aspect of the generator 216 is the time alignment between the signal that is sent (i tx and q tx ) and the signal that is measured (i ref and q ref ).
  • the generator 216 can include or implement a suitable variable delay element, or such a delay element can be provided elsewhere in the transmitter 200 , to adjust the reference signals with respect to the transmit signal.
  • the phase shifter 210 In addition to nominal 0-degree and nominal 90-degree phase shifts used for the quadrature modulator in the analog part 204 and for the quadrature demodulator in the MRX 212 , the phase shifter 210 also generates nominal 180-degree and nominal 270-degree phase shifts of the LO signal for the quadrature demodulator in the MRX 212 .
  • the MRX 212 performs a first measurement with the “normal” phase shift, i.e., 0 degrees and 90 degrees for the I and Q components, respectively, in the MRX quadrature demodulator, and a second measurement with a “special” phase-shift, i.e., 180 degrees and 270 degrees for the I and Q components, respectively.
  • phase shifter 210 generates the shifts in successive pairs for particular time intervals, but it will be noted that the phase shifter 210 can be configured to provide four continuous outputs to the MRX 212 , which could then have two parallel demodulators, each comprising two mixers, generating four continuous measurement signal components. Although such an arrangement has some advantages, it requires extra physical space, more power, and careful matching of the pairs of mixers.
  • the MRX 212 is desirable in order to save power, which can be important in a battery-powered transmitter. It is currently expected that the MRX would be used for periods of 25-50 microseconds, with an approximately 50% duty cycle of the 0/180 and 90/270 phase shifts, which of course are synchronized to the transmit path because the transmit and MRX measurement signals have to be time-aligned as noted above. It is also currently expected that the noisiness of the MRX measurement signals should be reduced by suitable smoothing, for example by low-pass filters, resettable integrators, or simply averaging. It will be noted that the equations given below are in terms of discrete signal samples, and do not include such smoothing, which can be implemented in many suitable ways, for example by software programming in the offset estimator 214 .
  • the offset result can be combined with the analog transmit signals in the analog part 204 by suitable adders included before the mixers of the quadrature modulator.
  • An offset result generated by the estimator 214 can also or instead be fed back to the MRX 212 as depicted in FIG. 2 through suitable adders included after the mixers in the quadrature demodulator.
  • the offset result generated by the estimator 214 can be provided to other components (not shown) in the transmitter 200 , for example, for inclusion in a report message.
  • FIG. 3 is a flow chart of a method of estimating a d.c. offset in a transmitter having a transmit signal generated by quadrature mixing input I and Q component signals with respective ones of a first pair of oscillator signals having a relative phase shift of substantially 90 degrees, e.g., 0-degree and 90-degree signals coming from the phase shifter 210 .
  • a first pair of measurement I component and Q component measurement signals such as i meas and q meas described above, is generated by quadrature demodulating a portion of the transmit signal with the first pair of oscillator signals.
  • step 304 a second pair of measurement I component and Q component signals by quadrature demodulating a portion of the transmit signal with a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a relative phase shift with respect to the first pair of oscillator signals of substantially 180 degrees, e.g., 180-degree and 270-degree signals from the phase shifter 210 .
  • the d.c. offset is computed based on the first and second pairs of measurement I and Q component signals and on the input I and Q component signals.
  • the complex transmitter output signal including d.c. offset of the transmit path can be written as follows:
  • z TX is the transmitter output signal
  • i ref is an I channel reference
  • q ref is a Q channel reference
  • z DC,TX is the d.c. offset of the transmit path, which can be separated as shown into d.c. offsets of the I and Q components of the transmit path, i DC,TX and q DC,TX , respectively.
  • the complex output signal including d.c. offset of the MRX 212 can be written as follows:
  • z MRX is the MRX output signal
  • i meas is the I channel signal measured by the MRX 212
  • q meas is the Q channel signal measured by the MRX 212 .
  • the combined d.c. offset z DC,tot of the transmit path and the MRX 212 can be written as follows:
  • z DC,MRX is the d.c. offset of the MRX 212 and the other parameters are as defined above.
  • the 1-channel and Q-channel measurement signals generated by the MRX 212 can be written as follows:
  • i meas i ref +i DC,MRX +i DC,TX Eq. 4
  • the I-channel and Q-channel measurement signals generated by the MRX 212 can be written as follows:
  • î meas ⁇ i ref +i DC,MRX ⁇ i DC,TX Eq. 6
  • the offset estimator 214 can compute the individual d.c. offsets of the transmit path and the MRX 212 using Eqs. 8B, 9B, 10B, and 11B.
  • the estimator 214 and various other functional blocks of the transmitter 200 can be implemented by one or more suitably programmed electronic processors, collections of logic gates, etc. that process information stored in one or more memories.
  • the stored information may include program instructions and data that enable the estimator 214 to implement the equations described above.
  • FIG. 4 is a diagram of an exemplary communication network 400 , which may be, for example, a WCDMA communication system.
  • Radio network controllers (RNCs) 402 a , 402 b control various radio network functions, including for example radio access bearer setup, diversity handover, etc. More generally, each RNC directs user calls via the appropriate RBSs, which communicate with user equipments (UEs) 300 a , 300 b through downlink (i.e., base-to-mobile, or forward) and uplink (i.e., mobile-to-base, or reverse) channels.
  • UEs user equipments
  • RNC 402 a is shown coupled to RBSs 404 a , 404 b , 404 c
  • RNC 402 b is shown coupled to RBSs 404 d , 404 e , 404 f .
  • Each RBS which can also be called a NodeB, serves a geographical area that can be divided into one or more cell(s).
  • RBS 404 f is shown as having five antenna sectors S 1 -S 5 , all or some of which can be said to make up the cell of the RBS 404 f .
  • the RBSs are coupled to their corresponding RNCs by dedicated telephone lines, optical fiber links, microwave links, etc.
  • Both RNCs 402 a , 402 b are typically connected with external networks such as the public switched telephone network (PSTN), the Internet, etc. through one or more core network nodes, such as a mobile switching center and/or a packet radio service node (not shown).
  • PSTN public switched telephone network
  • core network nodes such as a mobile switching center and/or a packet radio service node (not shown).
  • FIG. 5 depicts a communication device 500 , such as a mobile telephone, remote terminal, or equivalent device, that can communicate through a wireless link with a base station in a communication network.
  • the device 500 can be a UE 300 in the network 400 .
  • the UE 500 includes one or more programmable processors 502 or suitable logic that processes information stored in one or more memories 504 , 506 .
  • the stored information may include, among other things, program instructions for computing the d.c. offsets as described above.
  • the processor 502 typically includes timers, etc. that facilitate its operations.
  • Transceiver (TRX) circuitry 508 provides for the reception and transmission of control and traffic signals on the link between the UE 500 and the base station, which can include similar transceiver circuitry.
  • the TRX 508 includes the transmitter portion 200 described above that operates under the control of the processor 502 .
  • the invention described here can additionally be considered to be embodied entirely within any form of computer-readable storage medium having stored therein an appropriate set of instructions for use by or in connection with an instruction-execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch instructions from a medium and execute the instructions.
  • a “computer-readable medium” can be any means that can contain, store, or transport the program for use by or in connection with the instruction-execution system, apparatus, or device.
  • the computer-readable medium can be, for example but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device.
  • the computer-readable medium include an electrical connection having one or more wires, a portable computer diskette, a RAM, a ROM, an erasable programmable read-only memory (EPROM or Flash memory), and an optical fiber.
  • any such form may be referred to as “logic configured to” perform a described action, or alternatively as “logic that” performs a described action.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

A combination of a phase shifter, a measurement receiver, and an offset estimator enable the d.c. offset in the transmit path of a quadrature transmitter to be distinguished from the d.c. offset in the measurement receiver. The measurement receiver performs a first measurement on the transmit path output with a “normal” phase shift of 0 degrees and 90 degrees for in-phase (I) and quadrature (Q) components, and a second measurement with a “special” phase-shift of 180 degrees and 270 degrees for the I and Q components, respectively

Description

    TECHNICAL FIELD
  • This invention relates to electronic communication systems and more particularly to signal offset compensation in such systems.
  • BACKGROUND
  • Many current electronic communication systems use quadrature modulation schemes, which use in-phase (I) and quadrature (Q) signal components, and do not have constant envelopes. Examples of such communication systems are cellular radio telephone systems that use wideband code division multiple access (WCDMA), orthogonal frequency division multiple access (OFDMA), and their variants. Thus, part of the communicated information is encoded in the amplitude (envelope) of the transmitted signal and part is encoded in the phase of the transmitted signal.
  • To avoid distorting the communicated information, the power amplifier (PA) and various other components of the radio transmitter have to be linear, which is to say for example that the functional relationship between the output power of the PA and the input power of the PA is a straight line for all possible power levels. In addition, the phase shift of the input signal for example through the PA has to be constant for all possible power levels.
  • Departures from amplitude linearity and constant phase introduce distortion into the communicated signal, such as spectral broadening that can disturb adjacent channels. Amplitude/phase distortion (vector distortion) in the transmitter can also increase the bit error rate (BER) of the communication system, e.g., degrading the audio quality of a voice call or reducing the speed of an internet connection.
  • In general, the likelihood of proper performance can be increased by including in the transmitter a measurement receiver (MRX) that samples the transmitted signal and generates a compensation signal is fed back to the modulator, PA, and/or other transmitter components to correct the transmitter output signal. Such an arrangement 100 is depicted in FIG. 1, which shows an antenna 102, a coupler 104, an amplifier 106, a quadrature modulator 108, and an MRX 110. The amplifier 106 and modulator 108 can be considered the “transmit path” of the arrangement 100, which it will be understood typically includes oscillators and other components not shown. As seen in the figure, the MRX 110 samples the transmitted signal generated by the transmit path through the operation of the coupler 104 and provides a compensation signal to the modulator 108.
  • The MRX 110 can be used for several purposes, one of which is measurement, or more generally estimation, of the direct-current (d.c.) offset between I and Q components in the amplifier 106 and quadrature modulator 108. To achieve that purpose correctly, the I/O d.c. offset of the MRX itself typically must be negligible (ideally, it should be zero) or at least well known. Otherwise, the I/O d.c. offset of the transmit path will generally not be correctly estimated.
  • European Patent Application Publication No. EP 1 835 626 A1 by Ishikawa et al. describes a d.c. offset correction value estimating unit that estimates a d.c. offset correction value based on a transmit signal that is produced by a quadrature modulator. A signal level detecting unit detects the signal level of an input signal, a weight factor calculating unit computes a weight factor for the d.c. offset correction value in accordance with the signal level, and a weighting unit assigns a weight to the d.c. offset correction value in accordance with the weight factor. A d.c. offset in the transmit signal is compensated by using the thus weighted d.c. offset correction value.
  • U.S. Patent Application Publication No. US 2007/0092023 by Kang et al. describes a method for self-calibrating mismatch and d.c. offset in a mobile transceiver. The transceiver's transmitter is used as a signal generator and the transceiver's receiver is used to measure a response characteristic. A baseband processor calibrates the mismatch and the d.c. offset for the receiving and transmitting sides using a test signal received from the transmitter.
  • U.S. Pat. No. 7,266,359 to Chen et al. describes a method for removing d.c. interference from a signal received by a communication receiver that removes d.c. offsets induced by the receiver and the transmitter. The method includes removing an estimated d.c. offset from a received signal, correcting a frequency shift in the received signal, estimating a second d.c. offset signal induced by the transmitter, and removing the
  • estimated second d.c. offset from the received signal. The receiver d.c. offset is estimated and removed before performing a timing carrier offset correction using Barker code manipulation to remove receiver d.c. offset and to sum all Barker chips after effectively multiplying Barker codes to correlate to a Barker sequence unaffected by the receiver d.c. offset signal.
  • U.S. Patent Application Publication No. US 2008/0063113 by Gao et al. describes a method of correcting d.c. offset errors in a transmitter having an OFDMA-based quadrature modulator. A compensator before the modulator compensates the d.c. offset and is updated with estimated d.c. offset values obtained by performing a discrete Fourier transform in the digital baseband domain while sending a pair of orthogonal test tones to the modulator's inputs.
  • U.S. Patent Application Publication No. US 2009/0041161 by Jian et al. describes a d.c. offset estimation in an OFDMA system that includes a carrier frequency offset estimator receiving an input signal and estimating a carrier frequency offset value, a symbol timing recovery unit providing a symbol boundary of the input signal, and a d.c. offset estimator estimating a d.c. offset value based on the input signal, the carrier frequency offset value, and the symbol boundary.
  • Despite those and other previous attempts, the problem of d.c. offset estimation remains difficult to solve, and the requirements on an MRX remain difficult to meet.
  • SUMMARY
  • This invention enables the I/O d.c. offset in the transmit path to be estimated without prior knowledge of the I/O d.c. offset of the MRX itself. Moreover, this invention enables both the I/O d.c. offset of the transmit path and the I/O d.c. offset of the MRX to be estimated.
  • In accordance with aspects of this invention, there is provided an apparatus for estimating a d.c. offset in a transmitter having a transmit path for quadrature modulating a carrier with input I and Q component signals and generating a transmit signal. The apparatus includes a measurement receiver, a phase shifter, and an offset estimator. The measurement receiver is configured to quadrature demodulate a portion of the transmit signal to generate an I component measurement signal and a Q component measurement signal. The phase shifter is configured to generate a first pair of oscillator signals having a relative phase shift of substantially 90 degrees for quadrature demodulation in the measurement receiver and for quadrature modulation in the transmit path. The phase shifter is also configured to selectively generate a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a phase shift of 180 degrees with respect to the first pair of oscillator signals for quadrature demodulation in the measurement receiver. The offset estimator is configured to compute at least one of a d.c. offset of the transmit path and a d.c. offset of the measurement receiver based on the input I and Q component signals and on measurement I and Q component signals generated with the first and second pairs of oscillator signals.
  • In other aspects, there is provided a method of estimating a d.c. offset in a transmitter having a transmit signal generated by quadrature mixing input I and Q component signals with respective ones of a first pair of oscillator signals having a relative phase shift of substantially 90 degrees. The method includes generating a first pair of measurement I component and Q component measurement signals by quadrature demodulating a portion of the transmit signal with the first pair of oscillator signals; generating a second pair of measurement I component and Q component signals by quadrature demodulating a portion of the transmit signal with a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a relative phase shift with respect to the first pair of oscillator signals of substantially 180 degrees; and computing the d.c. offset based on the first and second pairs of measurement I and Q component signals and on the input I and Q component signals.
  • In other aspects, there is provided a computer-readable medium having stored instructions that, when executed by a computer, cause the computer to perform a method of estimating a d.c. offset in a transmitter having a transmit signal generated by quadrature mixing input I and Q component signals with respective ones of a first pair of oscillator signals having a relative phase shift of substantially 90 degrees. The method includes generating a first pair of measurement I component and Q component measurement signals by quadrature demodulating a portion of the transmit signal with the first pair of oscillator signals; generating a second pair of measurement I component and Q component signals by quadrature demodulating a portion of the transmit signal with a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a relative phase shift with respect to the first pair of oscillator signals of substantially 180 degrees; and computing the d.c. offset based on the first and second pairs of measurement I and Q component signals and on the input I and Q component signals.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The several objects, features, and advantages of this invention will be understood by reading this description in conjunction with the drawings, in which:
  • FIG. 1 is a block diagram of transmitter with a measurement receiver;
  • FIG. 2 is a block diagram of a portion of an improved transmitter with a measurement receiver;
  • FIG. 3 is a flow chart of method of d.c. offset estimation;
  • FIG. 4 depicts a communication network; and
  • FIG. 5 is a block diagram of a user equipment for the communication network.
  • DETAILED DESCRIPTION
  • This invention is applicable to any type of communication system and can be applied in any part of the system, e.g., uplink (UL) or downlink (DL), where d.c.-offset estimation is of interest.
  • FIG. 2 is a block diagram of a portion of an improved transmitter 200 with a measurement receiver in accordance with this invention. The transmitter 200 includes a coupler 202, a transmit path that has an analog part 204 and a digital part 206, a voltage-controlled oscillator (VCO) 208, a phase shifter 210, an MRX 212, and an offset estimator 214.
  • The digital part 206 of the transmit path includes a digital transmit signal waveform generator (WFG) 216 that produces an in-phase transmit signal itx and a quadrature transmit signal qtx, which are converted to analog form by respective digital-to-analog converters (DACs). The analog part 204 of the transmit path uses the analog transmit signal components produced by the DACs to quadrature-modulate a carrier signal generated by the VCO 208 or equivalent local oscillator (LO) in the usual way with two mixers fed respectively by an unshifted and 90-degree shifted LO signal. The phase shifter 210 implements the 0-degree and 90-degree phase shifts of the LO signal needed for the quadrature modulation in the transmit path, and for quadrature demodulation in the MRX 212 as described below. The modulated carrier is suitably amplified, for example by a power amplifier PA and variable-gain amplifier VGA in the analog part 204, and the complex transmitter output signal is passed to an antenna or other port (not shown) through the coupler 202.
  • The waveform generator 216 also provides an in-phase reference signal iref and a quadrature reference signal qref to the estimator 214. The reference signals iref and ref are simply the transmit signals itx and qtx, respectively, and are used by the estimator 214 as described in more detail below. In general, the generator 216 generates signals that are compliant with the applicable modulation type and system standards in terms of data rate, pulse shaping filter, data (IQ) constellation, etc. The artisan will understand that the generator 216 can be implemented in a substantially conventional way, although a relevant aspect of the generator 216 is the time alignment between the signal that is sent (itx and qtx) and the signal that is measured (iref and qref). In order to ensure a suitable time alignment, the generator 216 can include or implement a suitable variable delay element, or such a delay element can be provided elsewhere in the transmitter 200, to adjust the reference signals with respect to the transmit signal.
  • As depicted in FIG. 2, the MRX 212 receives from the coupler 202 a portion of the transmit signal generated by the transmit path. That portion is amplified by a suitable low-noise amplifier LNA and passed to a quadrature demodulator that includes two mixers fed by selectively phase-shifted LO signals from the phase shifter 210. The down-shifted (demodulated) I and Q component signals produced by respective ones of the mixers are low-pass filtered and converted to digital component measurement signals imeas and qmeas by respective suitable analog-to-digital converters ADC.
  • In addition to nominal 0-degree and nominal 90-degree phase shifts used for the quadrature modulator in the analog part 204 and for the quadrature demodulator in the MRX 212, the phase shifter 210 also generates nominal 180-degree and nominal 270-degree phase shifts of the LO signal for the quadrature demodulator in the MRX 212. The MRX 212 performs a first measurement with the “normal” phase shift, i.e., 0 degrees and 90 degrees for the I and Q components, respectively, in the MRX quadrature demodulator, and a second measurement with a “special” phase-shift, i.e., 180 degrees and 270 degrees for the I and Q components, respectively.
  • It is currently preferred that the phase shifter 210 generates the shifts in successive pairs for particular time intervals, but it will be noted that the phase shifter 210 can be configured to provide four continuous outputs to the MRX 212, which could then have two parallel demodulators, each comprising two mixers, generating four continuous measurement signal components. Although such an arrangement has some advantages, it requires extra physical space, more power, and careful matching of the pairs of mixers.
  • In general, using the MRX 212 as little as possible is desirable in order to save power, which can be important in a battery-powered transmitter. It is currently expected that the MRX would be used for periods of 25-50 microseconds, with an approximately 50% duty cycle of the 0/180 and 90/270 phase shifts, which of course are synchronized to the transmit path because the transmit and MRX measurement signals have to be time-aligned as noted above. It is also currently expected that the noisiness of the MRX measurement signals should be reduced by suitable smoothing, for example by low-pass filters, resettable integrators, or simply averaging. It will be noted that the equations given below are in terms of discrete signal samples, and do not include such smoothing, which can be implemented in many suitable ways, for example by software programming in the offset estimator 214.
  • The combination of the phase shifter 210, MRX 212, and offset estimator 214 as described above enables the d.c. offset in the transmit path, comprising the analog and digital parts 204, 206, to be distinguished from the d.c. offset in the MRX 212. The estimator 214, which may be a suitably programmed digital processor or collection of logic gates, can compute either or both of the d.c. offsets according to the following equations and provide the computed offsets as results that can be used by other components in the transmitter 200.
  • As depicted in FIG. 2, an offset result generated by the estimator 214, which is an estimate of the d.c. offset, can be fed back to manipulate either the analog or digital parts 204, 206 or the MRX 212. For example, the offset result can be fed back to the transmit digital part 206 by providing the result to the transmit generator 216, which can then compensate the transmit signals itx, qtx it generates based on the offset result. Such compensation can include simply adding the offset result to the transmit signals either in the generator 216 by including suitable adders (not shown for clarity) external to the generator 216. For another example, the offset result can be combined with the analog transmit signals in the analog part 204 by suitable adders included before the mixers of the quadrature modulator. An offset result generated by the estimator 214 can also or instead be fed back to the MRX 212 as depicted in FIG. 2 through suitable adders included after the mixers in the quadrature demodulator. Also as depicted in FIG. 2, the offset result generated by the estimator 214 can be provided to other components (not shown) in the transmitter 200, for example, for inclusion in a report message.
  • Thus, FIG. 3 is a flow chart of a method of estimating a d.c. offset in a transmitter having a transmit signal generated by quadrature mixing input I and Q component signals with respective ones of a first pair of oscillator signals having a relative phase shift of substantially 90 degrees, e.g., 0-degree and 90-degree signals coming from the phase shifter 210. In step 302, a first pair of measurement I component and Q component measurement signals, such as imeas and qmeas described above, is generated by quadrature demodulating a portion of the transmit signal with the first pair of oscillator signals. In step 304, a second pair of measurement I component and Q component signals by quadrature demodulating a portion of the transmit signal with a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a relative phase shift with respect to the first pair of oscillator signals of substantially 180 degrees, e.g., 180-degree and 270-degree signals from the phase shifter 210. In step 306, the d.c. offset is computed based on the first and second pairs of measurement I and Q component signals and on the input I and Q component signals.
  • The complex transmitter output signal including d.c. offset of the transmit path can be written as follows:

  • z TX =i ref +q ref +z DC,TX =i ref +q ref +i DC,TX +q DC,TX  Eq. 1
  • in which zTX is the transmitter output signal, iref is an I channel reference, qref is a Q channel reference, and zDC,TX is the d.c. offset of the transmit path, which can be separated as shown into d.c. offsets of the I and Q components of the transmit path, iDC,TX and qDC,TX, respectively.
  • In a similar way, the complex output signal including d.c. offset of the MRX 212 can be written as follows:

  • z MRX =i meas +q meas  Eq. 2
  • in which zMRX is the MRX output signal, imeas is the I channel signal measured by the MRX 212, and qmeas is the Q channel signal measured by the MRX 212. The combined d.c. offset zDC,tot of the transmit path and the MRX 212 can be written as follows:

  • z DC,tot =Z DC,TX +Z DC,MRX =i DC,TX +q DC,TX +i DC,MRX +q DC,MRX  Eq. 3
  • in which zDC,MRX is the d.c. offset of the MRX 212 and the other parameters are as defined above.
  • With the usual 0-degree and 90-degree phase shifts in the transmit path and MRX 212, the 1-channel and Q-channel measurement signals generated by the MRX 212 can be written as follows:

  • i meas =i ref +i DC,MRX +i DC,TX  Eq. 4

  • q meas =q ref +q DC,MRX +q DC,TX  Eq. 5
  • and with the “special” 180-degree and 270-degree phase shifts in the MRX 212, the I-channel and Q-channel measurement signals generated by the MRX 212 can be written as follows:

  • î meas =−i ref +i DC,MRX −i DC,TX  Eq. 6

  • {circumflex over (q)} meas =−q ref +q DC,MRX −q DC,TX  Eq. 7
  • in which the “hat” indicates the “special” phase shifts.
  • Adding Eq. 4 and Eq. 6 yields the following:

  • i meas meas=2i DC,MRX  Eq. 8A
  • which can be re-arranged to give the 1-channel d.c. offset of the MRX 212 as follows:
  • i D C , MRX = i meas + i meas 2 Eq . 8 B
  • In a similar way, adding Eq. 5 and Eq. 7 yields the following:

  • q meas +{circumflex over (q)} meas=2q DC,MRX  Eq. 9A
  • which can be re-arranged to give the Q-channel d.c. offset of the MRX 212 as follows:
  • q D C , MRX = q meas + q meas 2 Eq . 9 B
  • Subtracting Eq. 6 from Eq. 4 yields the following:

  • i meas −î meas=2i ref+2i DC,TX  Eq. 10A
  • which can be re-arranged to give the I-channel d.c. offset of the transmit path as follows:
  • i D C , TX = i meas - i meas - 2 i ref 2 Eq . 10 B
  • In a similar way, subtracting Eq. 7 from Eq. 5 yields the following:

  • q meas −{circumflex over (q)} meas=2q ref+2q DC,TX  Eq. 11A
  • which can be re-arranged to give the Q-channel d.c. offset of the transmit path as follows:
  • q D C , TX = q meas - q meas - 2 q ref 2 Eq . 11 B
  • The offset estimator 214 can compute the individual d.c. offsets of the transmit path and the MRX 212 using Eqs. 8B, 9B, 10B, and 11B.
  • The estimator 214 and various other functional blocks of the transmitter 200 can be implemented by one or more suitably programmed electronic processors, collections of logic gates, etc. that process information stored in one or more memories. The stored information may include program instructions and data that enable the estimator 214 to implement the equations described above.
  • FIG. 4 is a diagram of an exemplary communication network 400, which may be, for example, a WCDMA communication system. Radio network controllers (RNCs) 402 a, 402 b control various radio network functions, including for example radio access bearer setup, diversity handover, etc. More generally, each RNC directs user calls via the appropriate RBSs, which communicate with user equipments (UEs) 300 a, 300 b through downlink (i.e., base-to-mobile, or forward) and uplink (i.e., mobile-to-base, or reverse) channels. RNC 402 a is shown coupled to RBSs 404 a, 404 b, 404 c, and RNC 402 b is shown coupled to RBSs 404 d, 404 e, 404 f. Each RBS, which can also be called a NodeB, serves a geographical area that can be divided into one or more cell(s). RBS 404 f is shown as having five antenna sectors S1-S5, all or some of which can be said to make up the cell of the RBS 404 f. The RBSs are coupled to their corresponding RNCs by dedicated telephone lines, optical fiber links, microwave links, etc. Both RNCs 402 a, 402 b are typically connected with external networks such as the public switched telephone network (PSTN), the Internet, etc. through one or more core network nodes, such as a mobile switching center and/or a packet radio service node (not shown). The artisan will understand that the components and arrangement depicted in FIG. 4 are examples and should not be construed as limiting the components and arrangement of an actual communication system.
  • FIG. 5 depicts a communication device 500, such as a mobile telephone, remote terminal, or equivalent device, that can communicate through a wireless link with a base station in a communication network. The device 500 can be a UE 300 in the network 400. Among other things, the UE 500 includes one or more programmable processors 502 or suitable logic that processes information stored in one or more memories 504, 506. The stored information may include, among other things, program instructions for computing the d.c. offsets as described above. It will be appreciated that the processor 502 typically includes timers, etc. that facilitate its operations. Transceiver (TRX) circuitry 508 provides for the reception and transmission of control and traffic signals on the link between the UE 500 and the base station, which can include similar transceiver circuitry. The TRX 508 includes the transmitter portion 200 described above that operates under the control of the processor 502.
  • It is expected that this invention can be implemented in a wide variety of environments, including for example mobile communication devices. It will be appreciated that procedures described above are carried out repetitively as necessary. To facilitate understanding, many aspects of the invention are described in terms of sequences of actions that can be performed by, for example, elements of a programmable computer system. It will be recognized that various actions could be performed by specialized circuits (e.g., discrete logic gates interconnected to perform a specialized function or application-specific integrated circuits), by program instructions executed by one or more processors, or by a combination of both. Many communication devices can easily carry out the computations and determinations described here with their programmable processors and application-specific integrated circuits.
  • Moreover, the invention described here can additionally be considered to be embodied entirely within any form of computer-readable storage medium having stored therein an appropriate set of instructions for use by or in connection with an instruction-execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch instructions from a medium and execute the instructions. As used here, a “computer-readable medium” can be any means that can contain, store, or transport the program for use by or in connection with the instruction-execution system, apparatus, or device. The computer-readable medium can be, for example but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device. More specific examples (a non-exhaustive list) of the computer-readable medium include an electrical connection having one or more wires, a portable computer diskette, a RAM, a ROM, an erasable programmable read-only memory (EPROM or Flash memory), and an optical fiber.
  • Thus, the invention may be embodied in many different forms, not all of which are described above, and all such forms are contemplated to be within the scope of the invention. For each of the various aspects of the invention, any such form may be referred to as “logic configured to” perform a described action, or alternatively as “logic that” performs a described action.
  • It is emphasized that the terms “comprises” and “comprising”, when used in this application, specify the presence of stated features, integers, steps, or components and do not preclude the presence or addition of one or more other features, integers, steps, components, or groups thereof.
  • The particular embodiments described above are merely illustrative and should not be considered restrictive in any way. The scope of the invention is determined by the following claims, and all variations and equivalents that fall within the range of the claims are intended to be embraced therein.

Claims (9)

1. An apparatus for estimating a direct-current (d.c.) offset in a transmitter having a transmit path for quadrature modulating a carrier with input in-phase (I) and quadrature (Q) component signals and generating a transmit signal, the apparatus comprising:
a measurement receiver, wherein the measurement receiver is configured to quadrature demodulate a portion of the transmit signal to generate an I component measurement signal and a Q component measurement signal;
a phase shifter, wherein the phase shifter is configured to generate a first pair of oscillator signals having a relative phase shift of substantially 90 degrees for quadrature demodulation in the measurement receiver and for quadrature modulation in the transmit path, and the phase shifter is configured to selectively generate a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a phase shift of substantially 180 degrees with respect to the first pair of oscillator signals for quadrature demodulation in the measurement receiver; and
an offset estimator, wherein the offset estimator is configured to compute at least one of a d.c. offset of the transmit path and a d.c. offset of the measurement receiver based on the input I and Q component signals and on measurement I and Q component signals generated with the first and second pairs of oscillator signals.
2. The apparatus of claim 1, wherein the offset estimator is configured to compute an I component d.c. offset of the measurement receiver according to:
i D C , MRX = i meas + i meas 2
in which iDC,MRX is the I component of the d.c. offset of the measurement receiver, imeas is the measurement I component signal generated with one of the first pair of oscillator signals, and imeas is the measurement I component signal generated with one of the second pair of oscillator signals having a 180-degree phase shift with respect to the one of the first pair of oscillator signals; and the offset estimator is configured to compute a Q component d.c. offset of the measurement receiver according to:
q D C , MRX = q meas + q meas 2
in which qDC,MRX is the Q component of the d.c. offset of the measurement receiver, qmeas is the measurement Q component signal generated with the other one of the first pair of oscillator signals, and {circumflex over (q)}meas is the measurement Q component signal generated with the other one of the second pair of oscillator signals.
3. The apparatus of claim 1, wherein the offset estimator is configured to compute an I component d.c. offset of the transmit path according to:
i D C , TX = i meas - i meas - 2 i ref 2
in which iDC,TX is the I component of the d.c. offset of the transmit path, imeas is the measurement I component signal generated with one of the first pair of oscillator signals, îmeas is the measurement I component signal generated with one of the second pair of oscillator signals having a 180-degree phase shift with respect to the one of the first pair of oscillator signals, and iref is the I component signal; and the offset estimator is configured to compute a Q component d.c. offset of the transmit path according to:
q D C , TX = q meas - q meas - 2 q ref 2
in which qDC,TX is the Q component of the d.c. offset of the transmit path, qmeas is the Q component measurement signal generated with the other one of the first pair of oscillator signals, {circumflex over (q)}meas is the measurement Q component signal generated with the other one of the second pair of oscillator signals, and qref is the Q component signal.
4. A method of estimating a direct-current (d.c.) offset in a transmitter having a transmit signal generated by quadrature mixing input in-phase (I) and quadrature (Q) component signals with respective ones of a first pair of oscillator signals having a relative phase shift of substantially 90 degrees, the method comprising:
generating a first pair of measurement I component and Q component measurement signals by quadrature demodulating a portion of the transmit signal with the first pair of oscillator signals;
generating a second pair of measurement I component and Q component signals by quadrature demodulating a portion of the transmit signal with a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a relative phase shift with respect to the first pair of oscillator signals of substantially 180 degrees; and
computing the d.c. offset based on the first and second pairs of measurement I and Q component signals and on the input I and Q component signals.
5. The method of claim 4, wherein computing the d.c. offset includes computing an I component d.c. offset according to:
i D C , MRX = i meas + i meas 2
in which iDC,MRX is the I component d.c. offset, imeas is the measurement I component signal generated with one of the first pair of oscillator signals, and îmeas is the measurement I component signal generated with one of the second pair of oscillator signals having a 180-degree phase shift with respect to the one of the first pair of oscillator signals; and computing the d.c. offset includes computing a Q component d.c. offset according to:
q D C , MRX = q meas + q meas 2
in which qDC,MRX is the Q component d.c. offset, qmeas is the measurement Q component signal generated with the other one of the first pair of oscillator signals, and {circumflex over (q)}meas is the measurement Q component signal generated with the other one of the second pair of oscillator signals.
6. The method of claim 4, wherein computing the d.c. offset includes computing an I component d.c. offset of the transmit path according to:
i D C , TX = i meas - i meas - 2 i ref 2
in which iDC,TX is the I component of the d.c. offset of the transmit path, imeas is the measurement I component signal generated with one of the first pair of oscillator signals, îmeas is the measurement I component signal generated with one of the second pair of oscillator signals having a 180-degree phase shift with respect to the one of the first pair of oscillator signals, and iref is the I component signal; and computing the d.c. offset includes computing a Q component d.c. offset of the transmit path according to:
q D C , TX = q meas - q meas - 2 q ref 2
in which qDC,TX is the Q component of the d.c. offset of the transmit path, qmeas is the Q component measurement signal generated with the other one of the first pair of oscillator signals, {circumflex over (q)}meas is the measurement Q component signal generated with the other one of the second pair of oscillator signals, and qref is the Q component signal.
7. A computer-readable medium having stored instructions that, when executed by a computer, cause the computer to perform a method of estimating a direct-current (d.c.) offset in a transmitter having a transmit signal generated by quadrature mixing input in-phase (I) and quadrature (Q) component signals with respective ones of a first pair of oscillator signals having a relative phase shift of substantially 90 degrees, wherein the method comprises:
generating a first pair of measurement I component and Q component measurement signals by quadrature demodulating a portion of the transmit signal with the first pair of oscillator signals;
generating a second pair of measurement I component and Q component signals by quadrature demodulating a portion of the transmit signal with a second pair of oscillator signals having a relative phase shift of substantially 90 degrees and a relative phase shift with respect to the first pair of oscillator signals of substantially 180 degrees; and
computing the d.c. offset based on the first and second pairs of measurement I and Q component signals and on the input I and Q component signals.
8. The medium of claim 7, wherein computing the d.c. offset includes computing an I component d.c. offset according to:
i D C , MRX = i meas + i meas 2
in which iDC,MRX is the I component d.c. offset, imeas is the measurement I component signal generated with one of the first pair of oscillator signals, and îmeas is the measurement I component signal generated with one of the second pair of oscillator signals having a 180-degree phase shift with respect to the one of the first pair of oscillator signals; and computing the d.c. offset includes computing a Q component d.c. offset according to:
q D C , MRX = q meas + q meas 2
in which qDC,MRX is the Q component d.c. offset, qmeas is the measurement Q component signal generated with the other one of the first pair of oscillator signals, and {circumflex over (q)}meas is the measurement Q component signal generated with the other one of the second pair of oscillator signals.
9. The medium of claim 7, wherein computing the d.c. offset includes computing an I component d.c. offset of the transmit path according to:
i D C , TX = i meas - i meas - 2 i ref 2
in which iDC,TX is the I component of the d.c. offset of the transmit path, imeas is the measurement I component signal generated with one of the first pair of oscillator signals, îmeas is the measurement I component signal generated with one of the second pair of oscillator signals having a 180-degree phase shift with respect to the one of the first pair of oscillator signals, and iref is the I component signal; and computing the d.c. offset includes computing a Q component d.c. offset of the transmit path according to:
q D C , TX = q meas - q meas - 2 q ref 2
in which qDC,TX is the Q component of the d.c. offset of the transmit path, qmeas is the Q component measurement signal generated with the other one of the first pair of oscillator signals, {circumflex over (q)}meas is the measurement Q component signal generated with the other one of the second pair of oscillator signals, and qref is the Q component signal.
US12/690,549 2010-01-20 2010-01-20 D.C. Offset Estimation Abandoned US20110176641A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US12/690,549 US20110176641A1 (en) 2010-01-20 2010-01-20 D.C. Offset Estimation
EP11701783A EP2526625A1 (en) 2010-01-20 2011-01-20 Improved d.c. offset estimation
US13/522,662 US8976692B2 (en) 2010-01-20 2011-01-20 D.C. offset estimation
CN201180006556.6A CN102742165B (en) 2010-01-20 2011-01-20 Improved DC Offset Estimation
PCT/EP2011/050753 WO2011089184A1 (en) 2010-01-20 2011-01-20 Improved d.c. offset estimation
KR1020127019040A KR101771272B1 (en) 2010-01-20 2011-01-20 Improved d.c. offset estimation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/690,549 US20110176641A1 (en) 2010-01-20 2010-01-20 D.C. Offset Estimation

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/522,662 Continuation-In-Part US8976692B2 (en) 2010-01-20 2011-01-20 D.C. offset estimation

Publications (1)

Publication Number Publication Date
US20110176641A1 true US20110176641A1 (en) 2011-07-21

Family

ID=44080346

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/690,549 Abandoned US20110176641A1 (en) 2010-01-20 2010-01-20 D.C. Offset Estimation
US13/522,662 Expired - Fee Related US8976692B2 (en) 2010-01-20 2011-01-20 D.C. offset estimation

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/522,662 Expired - Fee Related US8976692B2 (en) 2010-01-20 2011-01-20 D.C. offset estimation

Country Status (5)

Country Link
US (2) US20110176641A1 (en)
EP (1) EP2526625A1 (en)
KR (1) KR101771272B1 (en)
CN (1) CN102742165B (en)
WO (1) WO2011089184A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104320099A (en) * 2014-10-17 2015-01-28 成都九华圆通科技发展有限公司 Vector synthesizer with phase compensation
US11342948B1 (en) * 2020-12-03 2022-05-24 Rohde & Schwarz Gmbh & Co. Kg Mixer module for mixing a radio frequency signal

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110176641A1 (en) * 2010-01-20 2011-07-21 St-Ericsson Sa D.C. Offset Estimation
US9413583B2 (en) * 2014-12-18 2016-08-09 Intel IP Corporation Calibrating RF path delay and IQ phase imbalance for polar transmit system
US9742600B2 (en) 2015-02-05 2017-08-22 Samsung Electronics Co., Ltd. Method and system for estimating and compensating for direct current (DC) offset in ultra-low power (ULP) receiver
US12429571B2 (en) 2022-12-05 2025-09-30 Samsung Electronics Co., Ltd. Ranging measurement employing baseband coherence
WO2025242296A1 (en) * 2024-05-22 2025-11-27 Telefonaktiebolaget Lm Ericsson (Publ) Methods and apparatuses for enabling suppression of spurious tones in a transceiver

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7020216B1 (en) * 1999-09-29 2006-03-28 Rohde & Schwarz Gmbh & Co Kg Method for adjusting a phase angle of a phase modifier of a transmitting device
US20090302919A1 (en) * 2007-03-06 2009-12-10 Takao Sasaki Phase Shifter

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5241702A (en) 1990-09-06 1993-08-31 Telefonaktiebolaget L M Ericsson D.c. offset compensation in a radio receiver
AU2002223608A1 (en) 2000-10-17 2002-04-29 Telefonaktiebolaget Lm Ericsson (Publ) Communications systems
US7266359B2 (en) 2003-03-18 2007-09-04 Freescale Semiconductor, Inc. DC interference removal in wireless communications
US7356318B2 (en) * 2004-07-02 2008-04-08 Skyworks Solutions, Inc. Quadrature subharmonic mixer
JP4516973B2 (en) 2005-01-04 2010-08-04 富士通株式会社 DC offset compensation method and DC offset compensation apparatus
KR100860670B1 (en) 2005-10-20 2008-09-26 삼성전자주식회사 Self Compensation Method in Wireless Transceiver
JP4241765B2 (en) * 2006-03-01 2009-03-18 株式会社日立国際電気 Transmitter and carrier leak detection method
US7881402B2 (en) 2006-09-07 2011-02-01 Via Technologies, Inc. Compensation for gain imbalance, phase imbalance and DC offsets in a transmitter
US7933348B2 (en) 2006-09-19 2011-04-26 Industrial Technology Research Institute DC offset estimation system and method
US20110176641A1 (en) * 2010-01-20 2011-07-21 St-Ericsson Sa D.C. Offset Estimation

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7020216B1 (en) * 1999-09-29 2006-03-28 Rohde & Schwarz Gmbh & Co Kg Method for adjusting a phase angle of a phase modifier of a transmitting device
US20090302919A1 (en) * 2007-03-06 2009-12-10 Takao Sasaki Phase Shifter

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104320099A (en) * 2014-10-17 2015-01-28 成都九华圆通科技发展有限公司 Vector synthesizer with phase compensation
US11342948B1 (en) * 2020-12-03 2022-05-24 Rohde & Schwarz Gmbh & Co. Kg Mixer module for mixing a radio frequency signal

Also Published As

Publication number Publication date
WO2011089184A1 (en) 2011-07-28
US8976692B2 (en) 2015-03-10
CN102742165B (en) 2014-09-17
US20120314602A1 (en) 2012-12-13
CN102742165A (en) 2012-10-17
KR20120112614A (en) 2012-10-11
EP2526625A1 (en) 2012-11-28
KR101771272B1 (en) 2017-08-24

Similar Documents

Publication Publication Date Title
US9621337B2 (en) Adaptive I/O mismatch calibration
US8976692B2 (en) D.C. offset estimation
US10116485B1 (en) TX/RX imbalance and carrier leakage calibration
US8081695B2 (en) Channel estimation using frequency smoothing
JP5474824B2 (en) I/Q imbalance estimation and correction in communication systems
EP1177640B1 (en) System and method for providing an accurate estimation of received signal interference for use in wireless communications systems
KR100735366B1 (en) Self-compensation apparatus and method in wireless transceiver
US7251291B1 (en) System and method for I/Q imbalance compensation
US6516183B1 (en) Method and apparatus for disturbance compensation of a direct conversion receiver in a full duplex transceiver
JP2011509596A5 (en)
US7986930B2 (en) IQ imbalance image suppression in presence of unknown phase shift
US11095485B2 (en) Frequency-domain IQ mismatch estimation
US6396884B1 (en) Automatic frequency control circuit
CN103918187B (en) Control method and the radio base station being arranged to use the performance of the radio base station of tdd mode communication
US7746960B2 (en) Apparatus and method for compensating for I/Q mismatch in TDD system
US20080240294A1 (en) Method and system for determining and removing DC offset in communication signals
US20070159162A1 (en) Method and apparatus for self-calibration in a mobile transceiver
CN104426619A (en) Communication circuit and method for calibrating communication circuit
KR20230127115A (en) ELECTRONIC DEVICE AND OPERATING METHOD TO COMPENSATE In-phase/Quadrature Imbalance
US20160308598A1 (en) Phase Alignment among Multiple Transmitters
US20030138064A1 (en) Method of estimating a radio frequency offset based on sequences of predefined symbols, and receiver implementing said method
US20180083823A1 (en) Transmission and reception circuit, transceiver, and method of correcting time difference of signal
JP2010199814A (en) Communication device and communication quality estimation method

Legal Events

Date Code Title Description
AS Assignment

Owner name: ST-ERICSSON SA, SWITZERLAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PERSSON, JONAS;REEL/FRAME:024078/0818

Effective date: 20100305

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION