[go: up one dir, main page]

US20100314748A1 - Chip packaging method and structure thereof - Google Patents

Chip packaging method and structure thereof Download PDF

Info

Publication number
US20100314748A1
US20100314748A1 US12/585,323 US58532309A US2010314748A1 US 20100314748 A1 US20100314748 A1 US 20100314748A1 US 58532309 A US58532309 A US 58532309A US 2010314748 A1 US2010314748 A1 US 2010314748A1
Authority
US
United States
Prior art keywords
chip
molding layer
metal
substrate
chip packaging
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/585,323
Inventor
Cheng-Ho Hsu
Kuei Pin WAN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kun Yuan Tech Co Ltd
Original Assignee
Kun Yuan Tech Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kun Yuan Tech Co Ltd filed Critical Kun Yuan Tech Co Ltd
Assigned to KUN YUAN TECHNOLOGY CO., LTD. reassignment KUN YUAN TECHNOLOGY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSU, CHENG-HO, WAN, KUEI PIN
Publication of US20100314748A1 publication Critical patent/US20100314748A1/en
Priority to US13/307,647 priority Critical patent/US8420523B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H10W74/117—
    • H10W74/01—
    • H10W90/701—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/43—Manufacturing methods
    • H10W72/015—
    • H10W72/241—
    • H10W72/552—
    • H10W72/874—
    • H10W72/884—
    • H10W72/9413—
    • H10W74/00—
    • H10W90/734—
    • H10W90/754—

Definitions

  • the present invention relates to a chip packaging method and structure and, more particularly, to a packaging method and structure for use in inverting a chip in a semiconductor packaging process.
  • FIG. 1 is a cross-sectional diagram of a conventional chip packaging body 9 .
  • a commonly known conventional method for packaging a chip is as follows: firstly, attaching a chip 91 onto a substrate 93 disposed in advance with circuits and a plurality of connecting pads 931 , then bonding golden wires 92 to electrically connect contacts 911 on the chip 91 with the plurality of connecting pads 931 on the substrate 93 , finally packaging a molding layer 94 .
  • the approach of bonding golden wires 92 in the packaging method of the existing technology is as follows: bonding out from the contacts 911 on the chip 91 and connecting downward with the connecting pads 931 on the substrate 93 when attaining a particular height.
  • Such an approach results is too long in length of the connecting golden wires 92 , rendering waste of cost of the golden wires 92 .
  • the longer the connecting golden wires 92 the larger the signal loss or the higher the noise produced, when requiring the chip packaging body 9 of high transmission speed, in particular the analog signal chip.
  • An object of the present invention is to provide a chip packaging method, comprising the following steps:
  • A providing a chip, a plurality of bonding pads being provided on an upper surface thereof;
  • B connecting out a plurality of metal wires via bonding, in which a middle part of each of the plurality of metal wires is bent to be higher than a predetermined height, and two ends of each of the plurality of metal wires are respectively electrically connected to two of the plurality of bonding pads;
  • C packing a molding layer on the chip to cover at least a part of the plurality of metal wires, the molding layer being higher than the predetermined height;
  • D slicing the molding layer from the place of the predetermined height and cutting out the plurality of metal wires to expose two upper breakpoints of each of the plurality of metal wires; and
  • E attaching a substrate, disposed in advance with a plurality of circuit contacts, onto the molding layer, wherein the plurality of circuit contacts are correspondingly electrically coupled to the upper breakpoints of the plurality of metal wires, respectively.
  • the manufacturing method of the invention further comprises a step (D 1 ) after the step (D), i.e. forming a plurality of metal pads on the molding layer, the plurality of metal pads being respectively corresponding to the upper breakpoints of the plurality of metal wires, wherein in the step (E), the plurality of circuit contacts of the substrate are respectively electrically connected to the upper breakpoints of the plurality of metal wires through the plurality of metal pads.
  • the metal pads of the invention not only can enlarge the electrically contacting size, but also can provide attaching the substrate to the molding layer.
  • the step in (D 1 ) of forming a plurality of metal pads on the molding layer includes formation by way of passing a tin slot.
  • a lower surface of the chip is mounted on a carrier board.
  • the carrier board is able to facilitate the proceeding of the packaging process, other than protecting the chip.
  • the step in (D) of slicing the molding layer is at least selected from a group formed by laser cutting, diamond knife cutting and grinding wheel cutting.
  • the invention further comprises a step (F) after the step (E), i.e. forming a plurality of ball pads on the upper surface of the substrate, the plurality of ball pads being respectively electrically coupled to the plurality of circuit contacts.
  • the packaging structure of the invention may be a packaging structure of a ball grid array.
  • a further object of the present invention is to provide a chip packaging structure, comprising a chip, at least a metal wire, a molding layer and a substrate.
  • the chip includes an upper surface and a lower surface, the upper surface being provided with at least a bonding pad
  • the at least a metal wire includes a first end and a second end, the first end being electrically connected to the at least a bonding pad of the chip.
  • the molding layer is packaged to cover the chip and the at least a metal wire, the second end of the at least a metal wire being exposed to an upper surface of the molding layer.
  • the substrate is attached onto the upper surface of the molding layer, a lower surface of the substrate including at least a circuit contact, which is correspondingly electrically coupled to the second end of the at least a metal wire.
  • the chip packaging structure of the invention is capable of shortening the length of the metal wires in the internal part of the chip packaging structure so as to raise the transmission speed, save cost of the metal wires, and reduce the volume of the chip packaging body
  • the chip packaging structure of the invention further comprises a carrier board, the lower surface of the chip being mounted on the carrier board. Functionally, the carrier board is able to facilitate the proceeding of the packaging process, other than protecting the chip.
  • the chip packaging structure of the invention further comprises a fastening layer for fastening between the lower surface of the chip and the carrier board. The fastening layer is mainly for use in attaching the chip onto the carrier board.
  • the upper surface of the molding layer further comprises at least a metal pad, and the at least a circuit contact of the substrate is electrically connected to the second end of the at least a metal wire through the at least a metal pad.
  • the metal pad of the invention not only can enlarge the size of the electrical contacting, but also can provide attaching the substrate to the molding layer.
  • the at least a metal pad includes a tin-plated pad.
  • the lower surface of the substrate is further convexly provided with at least a leg pad, and the at least a circuit contact is electrically connected to the second end of the at least a metal wire through the at least a leg pad.
  • the leg pad of the invention is mainly for use in enlarging the electrically contacting size.
  • the invention further comprises an attaching layer, which is attached between the upper surface of the molding layer and the lower surface of the substrate, while not overlaying the at least a leg pad.
  • the attaching layer is mainly to attach the molding layer and the substrate.
  • the upper surface of the substrate further comprises at least a ball pad, which is electrically coupled to the at least a circuit contact. That is, the packaging structure of the invention may be a packaging structure of a ball grid array.
  • FIG. 1 is a cross-sectional diagram of a conventional chip packaging structure
  • FIGS. 2A-2F are cross-sectional diagrams of a preferred embodiment of the invention.
  • FIG. 3 is a flow chart of a preferred embodiment of the invention.
  • FIG. 4 is a cross-sectional diagram of a first preferred embodiment of the invention.
  • FIG. 5 is a cross-sectional diagram of a second preferred embodiment of the invention.
  • FIGS. 2A-2F are cross-sectional diagrams of each step for a chip packaging method of a preferred embodiment of the invention
  • FIG. 3 is a flow chart of a preferred embodiment of the invention.
  • a chip 2 is provided, a plurality of bonding pads 211 are provided on an upper surface 21 thereof and a lower surface 22 of the chip 2 is mounted on a carrier board 3 (step A in FIG. 3 ).
  • the carrier board 3 may be added in dependence of the condition or need and is mainly used for protecting the chip 2 , while facilitating the proceeding of the packaging process.
  • a plurality of metal wires 5 are connected out via bonding (step B in FIG. 3 ), and a middle part of each of the plurality of metal wires 5 is bent to be higher than a predetermined height H, in which two ends of each of the plurality of metal wires 5 are respectively electrically connected to two of the plurality of bonding pads 211 . That is, each of the two of the plurality of bonding pads 211 provided on the upper surface 21 of the chip 2 is electrically connected via one of the plurality of metal wires 5 and each of the plurality of metal wires 5 is extending upward to be higher than a predetermined height H and bent in a middle part.
  • a molding layer 4 is packed on the chip 2 to cover at least a part of the plurality of metal wires 5 , in which the molding layer 4 is higher than the predetermined height H (step C in FIG. 3 ).
  • the molding layer 4 is sliced from the place of the predetermined height H and the plurality of metal wires 5 are cut out simultaneously to expose two upper breakpoints 53 , 54 of each of the plurality of metal wires 5 (step D in FIG. 3 ).
  • it is performed by diamond knife cutting.
  • laser cutting or grinding wheel cutting may be used as well.
  • a plurality of metal pads 411 are formed on the molding layer 4 (step D 1 in FIG. 3 ), in which the plurality of metal pads 411 are respectively corresponding to the upper breakpoints 53 , 54 of the plurality of metal wires 5 .
  • forming a plurality of metal pads 411 may be processed by way of passing a tin slot.
  • a substrate 6 disposed in advance with a plurality of circuit contacts 61 , is attached onto the molding layer 4 (step E in FIG. 3 ), in which the plurality of circuit contacts 61 are respectively electrically coupled to the upper breakpoints 53 , 54 of the plurality of metal wires 5 through the plurality of metal pads 411 .
  • the effect of attaching is produced after cooling and curing.
  • the metal pads 411 of the embodiment are mainly used not only to enlarge the electrically contacting size and avoid that the metal wires 5 are too thin to correspondingly electrical contact with the circuit contacts 61 , but also to provide attaching the substrate 6 to the molding layer 4 .
  • a plurality of ball pads 631 are formed on the upper surface 63 of the substrate 6 , in which the plurality of ball pads 631 are respectively electrically coupled to the plurality of circuit contacts 61 (step F in FIG. 3 ). That is, the packaging structure of the embodiment is a packaging structure of a ball grid array.
  • FIG. 4 is a cross-sectional diagram of a first preferred embodiment of the invention.
  • the invention comprises a chip 2 , including an upper surface 21 and a lower surface 22 , in which the upper surface 21 are provided with a plurality of bonding pads 211 .
  • the lower surface 22 are provided with a carrier board 3 , in which the lower surface 22 of the chip 2 is mounted on the carrier board 3 through a fastening layer 31 .
  • the carrier board 3 is mainly used to protect the chip 2 , while facilitating the proceeding of the whole packaging process.
  • each of the plurality of metal wires 5 includes a first end 51 and a second end 52 , in which the first end 51 of each metal wire 5 is electrically connected to a bonding pad 211 of the chip 2 .
  • FIG. 4 shows a molding layer 4 , which is packaged to cover the chip 2 and the plurality of metal wires 5 . Moreover, the second end 52 of each metal wire 5 is exposed to an upper surface 41 of the molding layer 4 .
  • the upper surface 41 of the molding layer 4 further comprises a plurality of metal pads 411 , and each of the plurality of metal pads 411 is electrically connected to the second end 52 of the metal wire 5 .
  • each of the plurality of metal pads 411 is a tin-plated pad, which may be formed by passing through a tin slot.
  • the substrate 6 is attached onto the upper surface 41 of the molding layer 4 , which is processed through attaching of the Metal pads 411 in a melted state and then curing and fastening after cooling according to this embodiment.
  • a lower surface 62 of the substrate 6 includes a plurality of circuit contacts 61 and each of the plurality of circuit contacts 61 is correspondingly electrically coupled to the second end 52 of the metal wire 5 .
  • the metal pads 411 of the embodiment not only can enlarge the contacting size of the electrical coupling, but also can provide the attaching effect, i.e. fastening the substrate 6 onto the molding layer 4 .
  • the drawing shows that the upper surface 63 of the substrate 6 further comprises a plurality of ball pads 631 and each of the plurality of ball pads 631 is electrically coupled to one circuit contact 61 .
  • the packaging structure of the embodiment may be a packaging structure of a ball grid array.
  • FIG. 5 is a cross-sectional diagram of a chip packaging structure a second preferred embodiment of the invention.
  • This embodiment mainly differs from the first preferred embodiment in that in this embodiment, the lower surface 62 of the substrate 6 is convexly provided with a plurality of leg pads, and each circuit contact 61 is electrically connected to the second end 52 of one metal wire 5 through one leg pad 621 .
  • an attaching layer 64 is additionally painted to attach the substrate 6 onto the molding layer 4 , in which the attaching layer 64 is attached between the upper surface of the molding layer 4 and the lower surface 62 of the substrate 6 , while not overlaying the plurality of leg pads 621 .

Landscapes

  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

The present invention relates to a chip packaging method and structure, in which bonding pads provided on the chip are connected by a plurality of metal wires via bonding, each of the metal wires is bending in the middle part to be higher than a predetermined height, and its ends are respectively electrically connected with two of the bonding pads. A molding layer is packaged on the chip and the molding layer is higher than the predetermined height. The molding layer is sliced at the predetermined height. Two upper breakpoints of each metal wire are exposed and a substrate is attached onto the molding layer. A plurality of circuit contacts of the substrate are respectively electrically coupled with the upper breakpoints. Whereby, the invention is capable of reducing the length of the metal wires in order to improve transmission speed, but also to reduce the volume of the packaging structure.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a chip packaging method and structure and, more particularly, to a packaging method and structure for use in inverting a chip in a semiconductor packaging process.
  • 2. Description of Related Art
  • Please refer to FIG. 1. FIG. 1 is a cross-sectional diagram of a conventional chip packaging body 9. A commonly known conventional method for packaging a chip is as follows: firstly, attaching a chip 91 onto a substrate 93 disposed in advance with circuits and a plurality of connecting pads 931, then bonding golden wires 92 to electrically connect contacts 911 on the chip 91 with the plurality of connecting pads 931 on the substrate 93, finally packaging a molding layer 94.
  • However, the approach of bonding golden wires 92 in the packaging method of the existing technology is as follows: bonding out from the contacts 911 on the chip 91 and connecting downward with the connecting pads 931 on the substrate 93 when attaining a particular height. Such an approach results is too long in length of the connecting golden wires 92, rendering waste of cost of the golden wires 92. And more importantly, the longer the connecting golden wires 92, the larger the signal loss or the higher the noise produced, when requiring the chip packaging body 9 of high transmission speed, in particular the analog signal chip.
  • Therefore, it is desirable to provide an improved chip packaging method and structure so as to raise the transmission speed of the chip packaging body, save cost of the golden wires, reduce the volume of the chip packaging body and to allow the chip in the packaging body to be in a better protection state.
    • SUMMARY OF THE INVENTION
  • An object of the present invention is to provide a chip packaging method, comprising the following steps:
  • (A) providing a chip, a plurality of bonding pads being provided on an upper surface thereof; (B) connecting out a plurality of metal wires via bonding, in which a middle part of each of the plurality of metal wires is bent to be higher than a predetermined height, and two ends of each of the plurality of metal wires are respectively electrically connected to two of the plurality of bonding pads; (C) packing a molding layer on the chip to cover at least a part of the plurality of metal wires, the molding layer being higher than the predetermined height; (D) slicing the molding layer from the place of the predetermined height and cutting out the plurality of metal wires to expose two upper breakpoints of each of the plurality of metal wires; and (E) attaching a substrate, disposed in advance with a plurality of circuit contacts, onto the molding layer, wherein the plurality of circuit contacts are correspondingly electrically coupled to the upper breakpoints of the plurality of metal wires, respectively. Thus, according to the manufacturing method of the invention, it is capable of shortening the length of the metal wires in the internal part of the chip packaging structure so as to raise the transmission speed, save cost, and reduce the volume of the chip packaging body.
  • The manufacturing method of the invention further comprises a step (D1) after the step (D), i.e. forming a plurality of metal pads on the molding layer, the plurality of metal pads being respectively corresponding to the upper breakpoints of the plurality of metal wires, wherein in the step (E), the plurality of circuit contacts of the substrate are respectively electrically connected to the upper breakpoints of the plurality of metal wires through the plurality of metal pads. The metal pads of the invention not only can enlarge the electrically contacting size, but also can provide attaching the substrate to the molding layer. In addition, the step in (D1) of forming a plurality of metal pads on the molding layer includes formation by way of passing a tin slot.
  • Preferably, in the step (A) of the invention, a lower surface of the chip is mounted on a carrier board. Functionally, the carrier board is able to facilitate the proceeding of the packaging process, other than protecting the chip. Further, the step in (D) of slicing the molding layer is at least selected from a group formed by laser cutting, diamond knife cutting and grinding wheel cutting. Furthermore, the invention further comprises a step (F) after the step (E), i.e. forming a plurality of ball pads on the upper surface of the substrate, the plurality of ball pads being respectively electrically coupled to the plurality of circuit contacts. That is, the packaging structure of the invention may be a packaging structure of a ball grid array.
  • A further object of the present invention is to provide a chip packaging structure, comprising a chip, at least a metal wire, a molding layer and a substrate. The chip includes an upper surface and a lower surface, the upper surface being provided with at least a bonding pad The at least a metal wire includes a first end and a second end, the first end being electrically connected to the at least a bonding pad of the chip. The molding layer is packaged to cover the chip and the at least a metal wire, the second end of the at least a metal wire being exposed to an upper surface of the molding layer. The substrate is attached onto the upper surface of the molding layer, a lower surface of the substrate including at least a circuit contact, which is correspondingly electrically coupled to the second end of the at least a metal wire. Thus, the chip packaging structure of the invention is capable of shortening the length of the metal wires in the internal part of the chip packaging structure so as to raise the transmission speed, save cost of the metal wires, and reduce the volume of the chip packaging body.
  • In addition, the chip packaging structure of the invention further comprises a carrier board, the lower surface of the chip being mounted on the carrier board. Functionally, the carrier board is able to facilitate the proceeding of the packaging process, other than protecting the chip. The chip packaging structure of the invention further comprises a fastening layer for fastening between the lower surface of the chip and the carrier board. The fastening layer is mainly for use in attaching the chip onto the carrier board. Further, in the chip packaging structure of the invention, the upper surface of the molding layer further comprises at least a metal pad, and the at least a circuit contact of the substrate is electrically connected to the second end of the at least a metal wire through the at least a metal pad. The metal pad of the invention not only can enlarge the size of the electrical contacting, but also can provide attaching the substrate to the molding layer. The at least a metal pad includes a tin-plated pad.
  • Furthermore, in the chip packaging structure of the invention, the lower surface of the substrate is further convexly provided with at least a leg pad, and the at least a circuit contact is electrically connected to the second end of the at least a metal wire through the at least a leg pad. The leg pad of the invention is mainly for use in enlarging the electrically contacting size. In addition, the invention further comprises an attaching layer, which is attached between the upper surface of the molding layer and the lower surface of the substrate, while not overlaying the at least a leg pad. The attaching layer is mainly to attach the molding layer and the substrate. Preferably, the upper surface of the substrate further comprises at least a ball pad, which is electrically coupled to the at least a circuit contact. That is, the packaging structure of the invention may be a packaging structure of a ball grid array.
  • Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional diagram of a conventional chip packaging structure;
  • FIGS. 2A-2F are cross-sectional diagrams of a preferred embodiment of the invention;
  • FIG. 3 is a flow chart of a preferred embodiment of the invention;
  • FIG. 4 is a cross-sectional diagram of a first preferred embodiment of the invention; and
  • FIG. 5 is a cross-sectional diagram of a second preferred embodiment of the invention.
    •  DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Please refer to FIGS. 2A to 2F together with FIG. 3. FIGS. 2A-2F are cross-sectional diagrams of each step for a chip packaging method of a preferred embodiment of the invention, and FIG. 3 is a flow chart of a preferred embodiment of the invention. Firstly, as shown in FIG. 2A, a chip 2 is provided, a plurality of bonding pads 211 are provided on an upper surface 21 thereof and a lower surface 22 of the chip 2 is mounted on a carrier board 3 (step A in FIG. 3). However, the carrier board 3 may be added in dependence of the condition or need and is mainly used for protecting the chip 2, while facilitating the proceeding of the packaging process.
  • Next, as shown in FIG. 2B, a plurality of metal wires 5 are connected out via bonding (step B in FIG. 3), and a middle part of each of the plurality of metal wires 5 is bent to be higher than a predetermined height H, in which two ends of each of the plurality of metal wires 5 are respectively electrically connected to two of the plurality of bonding pads 211. That is, each of the two of the plurality of bonding pads 211 provided on the upper surface 21 of the chip 2 is electrically connected via one of the plurality of metal wires 5 and each of the plurality of metal wires 5 is extending upward to be higher than a predetermined height H and bent in a middle part. After that, as shown in FIG. 2C, a molding layer 4 is packed on the chip 2 to cover at least a part of the plurality of metal wires 5, in which the molding layer 4 is higher than the predetermined height H (step C in FIG. 3).
  • Further, as shown in FIG. 2D, the molding layer 4 is sliced from the place of the predetermined height H and the plurality of metal wires 5 are cut out simultaneously to expose two upper breakpoints 53,54 of each of the plurality of metal wires 5 (step D in FIG. 3). In the embodiment, it is performed by diamond knife cutting. Of course, laser cutting or grinding wheel cutting may be used as well. Later, as shown in FIG. 2E, a plurality of metal pads 411 are formed on the molding layer 4 (step D1 in FIG. 3), in which the plurality of metal pads 411 are respectively corresponding to the upper breakpoints 53,54 of the plurality of metal wires 5. In the embodiment, forming a plurality of metal pads 411 may be processed by way of passing a tin slot.
  • And then, as shown in FIG. 2F, a substrate 6, disposed in advance with a plurality of circuit contacts 61, is attached onto the molding layer 4 (step E in FIG. 3), in which the plurality of circuit contacts 61 are respectively electrically coupled to the upper breakpoints 53,54 of the plurality of metal wires 5 through the plurality of metal pads 411. In the mean time, by way of overlaying the plurality of metal pads 411, just passing through a tin slot and being in a melted state, directly onto the substrate 6 and the molding layer 4, the effect of attaching is produced after cooling and curing.
  • Based on this, the metal pads 411 of the embodiment are mainly used not only to enlarge the electrically contacting size and avoid that the metal wires 5 are too thin to correspondingly electrical contact with the circuit contacts 61, but also to provide attaching the substrate 6 to the molding layer 4. Lastly, a plurality of ball pads 631 are formed on the upper surface 63 of the substrate 6, in which the plurality of ball pads 631 are respectively electrically coupled to the plurality of circuit contacts 61 (step F in FIG. 3). That is, the packaging structure of the embodiment is a packaging structure of a ball grid array.
  • Please refer to FIG. 4. FIG. 4 is a cross-sectional diagram of a first preferred embodiment of the invention. As shown, the invention comprises a chip 2, including an upper surface 21 and a lower surface 22, in which the upper surface 21 are provided with a plurality of bonding pads 211. The lower surface 22 are provided with a carrier board 3, in which the lower surface 22 of the chip 2 is mounted on the carrier board 3 through a fastening layer 31. The carrier board 3 is mainly used to protect the chip 2, while facilitating the proceeding of the whole packaging process. In addition, the drawing shows a plurality of metal wires 5 and each of the plurality of metal wires 5 includes a first end 51 and a second end 52, in which the first end 51 of each metal wire 5 is electrically connected to a bonding pad 211 of the chip 2.
  • Further, FIG. 4 shows a molding layer 4, which is packaged to cover the chip 2 and the plurality of metal wires 5. Moreover, the second end 52 of each metal wire 5 is exposed to an upper surface 41 of the molding layer 4. The upper surface 41 of the molding layer 4 further comprises a plurality of metal pads 411, and each of the plurality of metal pads 411 is electrically connected to the second end 52 of the metal wire 5. In this embodiment, each of the plurality of metal pads 411 is a tin-plated pad, which may be formed by passing through a tin slot. On the other hand, the substrate 6 is attached onto the upper surface 41 of the molding layer 4, which is processed through attaching of the Metal pads 411 in a melted state and then curing and fastening after cooling according to this embodiment.
  • In addition, a lower surface 62 of the substrate 6 includes a plurality of circuit contacts 61 and each of the plurality of circuit contacts 61 is correspondingly electrically coupled to the second end 52 of the metal wire 5. Thus, the metal pads 411 of the embodiment not only can enlarge the contacting size of the electrical coupling, but also can provide the attaching effect, i.e. fastening the substrate 6 onto the molding layer 4. Still further, the drawing shows that the upper surface 63 of the substrate 6 further comprises a plurality of ball pads 631 and each of the plurality of ball pads 631 is electrically coupled to one circuit contact 61. That is, the packaging structure of the embodiment may be a packaging structure of a ball grid array.
  • Please refer to FIG. 5. FIG. 5 is a cross-sectional diagram of a chip packaging structure a second preferred embodiment of the invention. This embodiment mainly differs from the first preferred embodiment in that in this embodiment, the lower surface 62 of the substrate 6 is convexly provided with a plurality of leg pads, and each circuit contact 61 is electrically connected to the second end 52 of one metal wire 5 through one leg pad 621. In addition, an attaching layer 64 is additionally painted to attach the substrate 6 onto the molding layer 4, in which the attaching layer 64 is attached between the upper surface of the molding layer 4 and the lower surface 62 of the substrate 6, while not overlaying the plurality of leg pads 621.
  • Although the present invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the scope of the invention as hereinafter claimed.

Claims (14)

1. A chip packaging method, comprising the following steps:
(A) providing a chip, a plurality of bonding pads being provided on an upper surface thereof;
(B) connecting out a plurality of metal wires via bonding, in which a middle part of each of the plurality of metal wires is bent to be higher than a predetermined height, and two ends of each of the plurality of metal wires are respectively electrically connected to two of the plurality of bonding pads;
(C) packing a molding layer on the chip to cover at least a part of the plurality of metal wires, the molding layer being higher than the predetermined height;
(D) slicing the molding layer from the place of the predetermined height and cutting out the plurality of metal wires to expose two upper breakpoints of each of the plurality of metal wires; and
(E) attaching a substrate, disposed in advance with a plurality of circuit contacts, onto the molding layer, wherein the plurality of circuit contacts are correspondingly electrically coupled to the upper breakpoints of the plurality of metal wires, respectively.
2. The chip packaging method as claimed in claim 1, wherein in the step (A), a lower surface of the chip is mounted on a carrier board.
3. The chip packaging method as claimed in claim 1, further comprising a step after the step (D):
(D1) forming a plurality of metal pads on the molding layer, the plurality of metal pads being respectively corresponding to the upper breakpoints of the plurality of metal wires;
wherein in the step (E), the plurality of circuit contacts of the substrate are respectively electrically connected to the upper breakpoints of the plurality of metal wires through the plurality of metal pads.
4. The chip packaging method as claimed in claim 3, wherein the step in (D1) of forming a plurality of metal pads on the molding layer includes formation by way of passing a tin slot.
5. The chip packaging method as claimed in claim 1, wherein the step in (D) of slicing the molding layer is at least selected from a group formed by laser cutting, diamond knife cutting and grinding wheel cutting.
6. The chip packaging method as claimed in claim 1, further comprising a step after the step (E):
(F) forming a plurality of ball pads on the upper surface of the substrate, the plurality of ball pads being respectively electrically coupled to the plurality of circuit contacts.
7. A chip packaging structure, comprising:
a chip, including an upper surface and a lower surface, the upper surface being provided with at least a bonding pad;
at least a metal wire, including a first end and a second end, the first end being electrically connected to the at least a bonding pad of the chip;
a molding layer, being packaged to cover the chip and the at least a metal wire, the second end of the at least a metal wire being exposed to an upper surface of the molding layer; and
a substrate, attaching onto the upper surface of the molding layer, a lower surface of the substrate including at least a circuit contact, which is correspondingly electrically coupled to the second end of the at least a metal wire.
8. The chip packaging structure as claimed in claim 7, further comprising a carrier board, the lower surface of the chip being mounted on the carrier board.
9. The chip packaging structure as claimed in claim 8, further comprising a fastening layer for fastening between the lower surface of the chip and the carrier board.
10. The chip packaging structure as claimed in claim 7, wherein the upper surface of the molding layer further comprises at least a metal pad, and the at least a circuit contact of the substrate is electrically connected to the second end of the at least a metal wire through the at least a metal pad.
11. The chip packaging structure as claimed in claim 10, wherein the at least a metal pad includes a tin-plated pad.
12. The chip packaging structure as claimed in claim 7, wherein the lower surface of the substrate is further convexly provided with a leg pad, and the at least a circuit contact is electrically connected to the second end of the at least a metal wire through the at least a leg pad.
13. The chip packaging structure as claimed in claim 12, further comprising an attaching layer, which is attached between the upper surface of the molding layer and the lower surface of the substrate, while not overlaying the at least a leg pad.
14. The chip packaging structure as claimed in claim 7, wherein the upper surface of the substrate further comprises a ball pad, which is electrically coupled to the at least a circuit contact.
US12/585,323 2009-06-15 2009-09-11 Chip packaging method and structure thereof Abandoned US20100314748A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/307,647 US8420523B2 (en) 2009-06-15 2011-11-30 Chip packaging method and structure thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW098119896A TWI379367B (en) 2009-06-15 2009-06-15 Chip packaging method and structure thereof
TW098119896 2009-06-15

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/307,647 Division US8420523B2 (en) 2009-06-15 2011-11-30 Chip packaging method and structure thereof

Publications (1)

Publication Number Publication Date
US20100314748A1 true US20100314748A1 (en) 2010-12-16

Family

ID=43305723

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/585,323 Abandoned US20100314748A1 (en) 2009-06-15 2009-09-11 Chip packaging method and structure thereof
US13/307,647 Active US8420523B2 (en) 2009-06-15 2011-11-30 Chip packaging method and structure thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/307,647 Active US8420523B2 (en) 2009-06-15 2011-11-30 Chip packaging method and structure thereof

Country Status (2)

Country Link
US (2) US20100314748A1 (en)
TW (1) TWI379367B (en)

Cited By (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102786024A (en) * 2011-05-16 2012-11-21 矽品精密工业股份有限公司 Encapsulation structure with microelectromechanical components and its manufacturing method
US8404520B1 (en) 2011-10-17 2013-03-26 Invensas Corporation Package-on-package assembly with wire bond vias
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8525314B2 (en) 2004-11-03 2013-09-03 Tessera, Inc. Stacked packaging improvements
US8618659B2 (en) 2011-05-03 2013-12-31 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US8623706B2 (en) 2010-11-15 2014-01-07 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8728865B2 (en) 2005-12-23 2014-05-20 Tessera, Inc. Microelectronic packages and methods therefor
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
US20150076714A1 (en) * 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9224717B2 (en) 2011-05-03 2015-12-29 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9324681B2 (en) 2010-12-13 2016-04-26 Tessera, Inc. Pin attachment
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US20170069591A1 (en) * 2015-04-30 2017-03-09 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9601454B2 (en) 2013-02-01 2017-03-21 Invensas Corporation Method of forming a component having wire bonds and a stiffening layer
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
CN106876363A (en) * 2017-03-13 2017-06-20 江苏长电科技股份有限公司 The fan-out package structure and its process of 3D connections
US9691679B2 (en) 2012-02-24 2017-06-27 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9728527B2 (en) 2013-11-22 2017-08-08 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10026717B2 (en) 2013-11-22 2018-07-17 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US10460958B2 (en) 2013-08-07 2019-10-29 Invensas Corporation Method of manufacturing embedded packaging with preformed vias
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
CN113363173A (en) * 2020-03-06 2021-09-07 盛合晶微半导体(江阴)有限公司 Metal bonding wire interconnection structure for wafer level packaging and preparation method thereof
US20210375783A1 (en) * 2020-05-29 2021-12-02 Siliconware Precision Industries Co., Ltd. Electronic package
EP4084063A1 (en) * 2021-04-30 2022-11-02 Infineon Technologies Austria AG Semiconductor module with bond wire loop exposed from a moulded body and method for fabricating the same
US20230093341A1 (en) * 2021-09-22 2023-03-23 Infineon Technologies Austria Ag Semiconductor Package Comprising a Cavity with Exposed Contacts and a Semiconductor Module
US12494453B2 (en) 2011-05-03 2025-12-09 Adeia Semiconductor Solutions Llc Package-on-package assembly with wire bonds to encapsulation surface

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104538377A (en) * 2014-12-30 2015-04-22 华天科技（西安）有限公司 Fan-out packaging structure based on carrier and preparation method of fan-out packaging structure
CN104505384A (en) * 2014-12-30 2015-04-08 华天科技（西安）有限公司 Bonding wire embedding fan-in type packaging part and production method thereof
CN107564889B (en) * 2017-08-28 2020-07-31 华进半导体封装先导技术研发中心有限公司 Chip packaging structure and packaging method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040195667A1 (en) * 2003-04-04 2004-10-07 Chippac, Inc Semiconductor multipackage module including processor and memory package assemblies
US7808093B2 (en) * 2006-04-17 2010-10-05 Elpida Memory, Inc. Stacked semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040195667A1 (en) * 2003-04-04 2004-10-07 Chippac, Inc Semiconductor multipackage module including processor and memory package assemblies
US7808093B2 (en) * 2006-04-17 2010-10-05 Elpida Memory, Inc. Stacked semiconductor device

Cited By (118)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9570416B2 (en) 2004-11-03 2017-02-14 Tessera, Inc. Stacked packaging improvements
US9153562B2 (en) 2004-11-03 2015-10-06 Tessera, Inc. Stacked packaging improvements
US8525314B2 (en) 2004-11-03 2013-09-03 Tessera, Inc. Stacked packaging improvements
US8531020B2 (en) 2004-11-03 2013-09-10 Tessera, Inc. Stacked packaging improvements
US8927337B2 (en) 2004-11-03 2015-01-06 Tessera, Inc. Stacked packaging improvements
US8728865B2 (en) 2005-12-23 2014-05-20 Tessera, Inc. Microelectronic packages and methods therefor
US9984901B2 (en) 2005-12-23 2018-05-29 Tessera, Inc. Method for making a microelectronic assembly having conductive elements
US9218988B2 (en) 2005-12-23 2015-12-22 Tessera, Inc. Microelectronic packages and methods therefor
US9553076B2 (en) 2010-07-19 2017-01-24 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US9570382B2 (en) 2010-07-19 2017-02-14 Tessera, Inc. Stackable molded microelectronic packages
US8907466B2 (en) 2010-07-19 2014-12-09 Tessera, Inc. Stackable molded microelectronic packages
US9123664B2 (en) 2010-07-19 2015-09-01 Tessera, Inc. Stackable molded microelectronic packages
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US10128216B2 (en) 2010-07-19 2018-11-13 Tessera, Inc. Stackable molded microelectronic packages
US8659164B2 (en) 2010-11-15 2014-02-25 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8637991B2 (en) 2010-11-15 2014-01-28 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8623706B2 (en) 2010-11-15 2014-01-07 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8957527B2 (en) 2010-11-15 2015-02-17 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US9324681B2 (en) 2010-12-13 2016-04-26 Tessera, Inc. Pin attachment
US12494453B2 (en) 2011-05-03 2025-12-09 Adeia Semiconductor Solutions Llc Package-on-package assembly with wire bonds to encapsulation surface
US10593643B2 (en) 2011-05-03 2020-03-17 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US8618659B2 (en) 2011-05-03 2013-12-31 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9093435B2 (en) 2011-05-03 2015-07-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US11424211B2 (en) 2011-05-03 2022-08-23 Tessera Llc Package-on-package assembly with wire bonds to encapsulation surface
US9691731B2 (en) 2011-05-03 2017-06-27 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US10062661B2 (en) 2011-05-03 2018-08-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9224717B2 (en) 2011-05-03 2015-12-29 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
CN102786024A (en) * 2011-05-16 2012-11-21 矽品精密工业股份有限公司 Encapsulation structure with microelectromechanical components and its manufacturing method
US8836136B2 (en) 2011-10-17 2014-09-16 Invensas Corporation Package-on-package assembly with wire bond vias
US10756049B2 (en) * 2011-10-17 2020-08-25 Invensas Corporation Package-on-package assembly with wire bond vias
US9041227B2 (en) 2011-10-17 2015-05-26 Invensas Corporation Package-on-package assembly with wire bond vias
US20180026007A1 (en) * 2011-10-17 2018-01-25 Invensas Corporation Package-on-package assembly with wire bond vias
US9252122B2 (en) 2011-10-17 2016-02-02 Invensas Corporation Package-on-package assembly with wire bond vias
US11189595B2 (en) * 2011-10-17 2021-11-30 Invensas Corporation Package-on-package assembly with wire bond vias
US9105483B2 (en) * 2011-10-17 2015-08-11 Invensas Corporation Package-on-package assembly with wire bond vias
US12211821B2 (en) * 2011-10-17 2025-01-28 Adeia Semiconductor Technologies Llc Package-on-package assembly with wire bond vias
US20220165703A1 (en) * 2011-10-17 2022-05-26 Invensas Corporation Package-on-package assembly with wire bond vias
US11735563B2 (en) * 2011-10-17 2023-08-22 Invensas Llc Package-on-package assembly with wire bond vias
US20240055393A1 (en) * 2011-10-17 2024-02-15 Invensas Llc Package-on-package assembly with wire bond vias
US9761558B2 (en) 2011-10-17 2017-09-12 Invensas Corporation Package-on-package assembly with wire bond vias
US8404520B1 (en) 2011-10-17 2013-03-26 Invensas Corporation Package-on-package assembly with wire bond vias
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9691679B2 (en) 2012-02-24 2017-06-27 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9953914B2 (en) 2012-05-22 2018-04-24 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US10170412B2 (en) 2012-05-22 2019-01-01 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US10510659B2 (en) 2012-05-22 2019-12-17 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9917073B2 (en) 2012-07-31 2018-03-13 Invensas Corporation Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US10297582B2 (en) 2012-08-03 2019-05-21 Invensas Corporation BVA interposer
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
US9095074B2 (en) 2012-12-20 2015-07-28 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US9615456B2 (en) 2012-12-20 2017-04-04 Invensas Corporation Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface
US9601454B2 (en) 2013-02-01 2017-03-21 Invensas Corporation Method of forming a component having wire bonds and a stiffening layer
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9633979B2 (en) 2013-07-15 2017-04-25 Invensas Corporation Microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US10460958B2 (en) 2013-08-07 2019-10-29 Invensas Corporation Method of manufacturing embedded packaging with preformed vias
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US10008477B2 (en) 2013-09-16 2018-06-26 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US20150076714A1 (en) * 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9893033B2 (en) 2013-11-12 2018-02-13 Invensas Corporation Off substrate kinking of bond wire
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US10629567B2 (en) 2013-11-22 2020-04-21 Invensas Corporation Multiple plated via arrays of different wire heights on same substrate
US10026717B2 (en) 2013-11-22 2018-07-17 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9728527B2 (en) 2013-11-22 2017-08-08 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US10290613B2 (en) 2013-11-22 2019-05-14 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
USRE49987E1 (en) 2013-11-22 2024-05-28 Invensas Llc Multiple plated via arrays of different wire heights on a same substrate
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US10529636B2 (en) 2014-01-17 2020-01-07 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9837330B2 (en) 2014-01-17 2017-12-05 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US11404338B2 (en) 2014-01-17 2022-08-02 Invensas Corporation Fine pitch bva using reconstituted wafer with area array accessible for testing
US11990382B2 (en) 2014-01-17 2024-05-21 Adeia Semiconductor Technologies Llc Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9812433B2 (en) 2014-03-31 2017-11-07 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9356006B2 (en) 2014-03-31 2016-05-31 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US10475726B2 (en) 2014-05-29 2019-11-12 Invensas Corporation Low CTE component with wire bond interconnects
US10032647B2 (en) 2014-05-29 2018-07-24 Invensas Corporation Low CTE component with wire bond interconnects
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9947641B2 (en) 2014-05-30 2018-04-17 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US10806036B2 (en) 2015-03-05 2020-10-13 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US10008469B2 (en) * 2015-04-30 2018-06-26 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US20170069591A1 (en) * 2015-04-30 2017-03-09 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US10115678B2 (en) 2015-10-12 2018-10-30 Invensas Corporation Wire bond wires for interference shielding
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US10559537B2 (en) 2015-10-12 2020-02-11 Invensas Corporation Wire bond wires for interference shielding
US11462483B2 (en) 2015-10-12 2022-10-04 Invensas Llc Wire bond wires for interference shielding
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US10043779B2 (en) 2015-11-17 2018-08-07 Invensas Corporation Packaged microelectronic device for a package-on-package device
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10325877B2 (en) 2015-12-30 2019-06-18 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10658302B2 (en) 2016-07-29 2020-05-19 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
CN106876363A (en) * 2017-03-13 2017-06-20 江苏长电科技股份有限公司 The fan-out package structure and its process of 3D connections
CN113363173A (en) * 2020-03-06 2021-09-07 盛合晶微半导体(江阴)有限公司 Metal bonding wire interconnection structure for wafer level packaging and preparation method thereof
US11532568B2 (en) * 2020-05-29 2022-12-20 Siliconware Precision Industries Co., Ltd. Electronic package
US20210375783A1 (en) * 2020-05-29 2021-12-02 Siliconware Precision Industries Co., Ltd. Electronic package
EP4084063A1 (en) * 2021-04-30 2022-11-02 Infineon Technologies Austria AG Semiconductor module with bond wire loop exposed from a moulded body and method for fabricating the same
US12283563B2 (en) 2021-04-30 2025-04-22 Infineon Technologies Austria Ag Semiconductor module with bond wire loop exposed from a molded body and method for fabricating the same
US20230093341A1 (en) * 2021-09-22 2023-03-23 Infineon Technologies Austria Ag Semiconductor Package Comprising a Cavity with Exposed Contacts and a Semiconductor Module
US12506051B2 (en) * 2021-09-22 2025-12-23 Infineon Technologies Austria Ag Semiconductor package comprising a cavity with exposed contacts and a semiconductor module

Also Published As

Publication number Publication date
US8420523B2 (en) 2013-04-16
US20120070943A1 (en) 2012-03-22
TWI379367B (en) 2012-12-11
TW201044475A (en) 2010-12-16

Similar Documents

Publication Publication Date Title
US8420523B2 (en) Chip packaging method and structure thereof
US20080290478A1 (en) Lead-frame array package structure and method
US8810021B2 (en) Semiconductor device including a recess formed above a semiconductor chip
WO2005050699A3 (en) Method of forming a semiconductor package and structure thereof
US10090228B1 (en) Semiconductor device with leadframe configured to facilitate reduced burr formation
US7095096B1 (en) Microarray lead frame
KR20150130660A (en) Semiconductor package and method of manufacturing the same
US20070278701A1 (en) Semiconductor package and method for fabricating the same
US10475730B2 (en) Preformed lead frame device and lead frame package including the same
US8994161B2 (en) Semiconductor device package and methods for producing same
KR20110020548A (en) Semiconductor package and manufacturing method thereof
US20110108967A1 (en) Semiconductor chip grid array package and method for fabricating same
US8247909B2 (en) Semiconductor package device with cavity structure and the packaging method thereof
TW201446089A (en) Semiconductor package and its manufacturing method
CN216354192U (en) Semiconductor chip routing structure
US7936053B2 (en) Integrated circuit package system with lead structures including a dummy tie bar
CN221766761U (en) Single-base island eight-pin packaging structure of diode
US9214447B2 (en) Non-leaded type semiconductor package and method of assembling same
JP2004063680A (en) Method for manufacturing chip array type ball grid array package on substrate on chip
US20120168929A1 (en) Low cost thermally enhanced hybrid bga and method of manufacturing the same
JPH1079466A (en) Semiconductor device
KR20150046797A (en) Semiconductor package structure for improving warpage and method thereof
US20230411317A1 (en) Chip package
US20070296070A1 (en) Semiconductor package having functional and auxiliary leads, and process for fabricating it
CN203134783U (en) No-lead semiconductor package structure and lead frame strip

Legal Events

Date Code Title Description
AS Assignment

Owner name: KUN YUAN TECHNOLOGY CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSU, CHENG-HO;WAN, KUEI PIN;REEL/FRAME:023262/0738

Effective date: 20090908

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION