US20060102906A1 - Electro-optical device and electronic apparatus - Google Patents
Electro-optical device and electronic apparatus Download PDFInfo
- Publication number
- US20060102906A1 US20060102906A1 US11/223,919 US22391905A US2006102906A1 US 20060102906 A1 US20060102906 A1 US 20060102906A1 US 22391905 A US22391905 A US 22391905A US 2006102906 A1 US2006102906 A1 US 2006102906A1
- Authority
- US
- United States
- Prior art keywords
- external connecting
- connecting terminals
- wiring lines
- substrate
- lead wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/80—Constructional details of image sensors
- H10F39/805—Coatings
- H10F39/8057—Optical shielding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/80—Constructional details of image sensors
- H10F39/811—Interconnections
Definitions
- the present invention relates to an electro-optical device, such as a liquid crystal device or the like, and to an electronic apparatus, such as a liquid crystal projector or the like, having such an electro-optical device.
- a substrate on which display electrodes and a circuit unit for driving the display electrodes are provided, and a counter substrate are disposed to face each other with an electro-optical material, such as liquid crystal, interposed therebetween. More specifically, the substrates are disposed to face each other with a predetermined gap therebetween and edges of opposite surfaces of the substrates are bonded to each other by a sealant so as to form an internal space, and the electro-optical material is sealed in the internal space.
- the substrate provided with the display electrodes extends from the counter substrate on one side in plan view, and external connecting terminals are provided in a portion extending on one side (hereinafter, referred to as an extending portion).
- the external connecting terminals are connected to wiring lines led from a circuit unit and the like, and are provided such that surfaces thereof are exposed to the outside so as to be supplied with signals or power from the outside.
- a driving circuit which is connected to the external connecting terminals for supplying image signals, is generally provided in the extending portion.
- the width of the extending portion can be made narrow, and thus the size of the substrate can be reduced.
- An advantage of some aspects of the invention is that it provides an electro-optical device which can reduce the size of a substrate and an electronic apparatus having such an electro-optical device.
- an electro-optical device includes a pair of substrates that are disposed to face each other with a predetermined gap therebetween, one substrate of the pair of substrates extending from the other substrate on at least one side in plan view, display electrodes that are provided on one substrate, a circuit unit that is provided on one substrate so as to drive the display electrodes, a plurality of lead wiring lines that are led from one of the sides of wiring lines for driving the circuit unit or the display electrodes to an extending portion extending on the one side of one substrate, and a plurality of external connecting terminals that are correspondingly connected to the plurality of lead wiring lines and are provided on a surface of the extending portion facing the other substrate so as to at least partially overlap the plurality of lead wiring lines in plan view.
- the pair of substrates are disposed to face each other with a predetermined gap therebetween and one substrate extends from the other substrate on at least one side.
- wiring lines such as scanning lines, data lines, and the like
- electronic elements such as thin film transistors (hereinafter, referred to as a “TFTs”) and the like, and the circuit unit that drives display electrodes by means of a data line driving circuit or a scanning line driving circuit are provided.
- the display electrodes are formed on an upper layer of one substrate.
- the external connecting terminals which are electrically connected to the circuit unit.
- a plurality of external connecting terminals are arranged, for example, along an outer edge of the extending portion, and are correspondingly connected to the lead wiring lines, which are led from the circuit unit or the display electrodes.
- the lead wiring lines are generally relayed in a region other than a region where the external connecting terminals are arranged.
- the external connecting terminals and the lead wiring lines are arranged to at least partially overlap each other in plan view (that is, in a three-dimensional manner in the extending portion).
- Such a configuration is implemented by electrically connecting at least some of the lead wiring lines and the external connecting terminals to each other via contact holes or the like, for example, and by laminating them with an interlayer insulating film interposed therebetween.
- two or more conductive films serving as wiring lines or terminals may be laminated.
- each conductive film may have a single-layered structure or a multi-layered structure.
- the width of the extending portion in the extension direction thereof can be reduced.
- the space of the electro-optical device can be saved.
- the number of electro-optical devices which can be manufactured per one wafer can be increased, such that considerable effects for reduction of manufacturing costs and enhancement of manufacturing efficiency are shown.
- the reduced size for one substrate is relatively small, for example, 1 mm or so, if several substrates to several tens or hundreds of substrates are arranged on the same wafer, there is a case in which one row or a plurality of rows of electro-optical devices can be further manufactured on the same wafer. Therefore, it is markedly advantageous in practice.
- the external connecting terminals and the lead wiring lines be laminated with an interlayer insulating film interposed therebetween, the external connecting terminals have the same film as a first conductive film constituting the circuit unit, and the lead wiring lines have the same film as a second conductive film constituting the circuit unit.
- the external connecting terminals and the lead wiring lines are formed with different conductive films laminated with an interlayer insulating film interposed therebetween. Therefore, the external connecting terminals and the lead wiring lines can be constituted so as to overlap in plan view but not to be electrically connected to each other in portions other than portions where connected each other via contact holes or the like.
- the external connecting terminals and the lead wiring lines are formed as the same film as a conductive film constituting the circuit unit or to include the same film as such a conductive film, such that the laminate structure of the external connecting terminals and the lead wiring lines does not need to be prepared separately from the circuit unit. Therefore, the structure on the substrate can be simplified and be relatively easily formed.
- a material of the conductive film for example, aluminum (Al) having low resistance is suitably used.
- the plurality of external connecting terminals be arranged in a direction along the one side, and the plurality of lead wiring lines extend in the direction along the one side and be connected to edges of the external connecting terminals in a direction intersecting the direction along the one side.
- the plurality of lead wiring lines extend in the direction in which the plurality of external connecting terminals are arranged, such that the external connecting terminals and the lead wiring lines intersect each other in a three-dimensional manner.
- the external connecting terminals and the lead wiring lines are connected, for example, via contact holes at the edges of the external connecting terminals (that is, the edges of the external connecting terminals on an outer edge side and an inner edge side) in the direction intersecting the direction along the one side.
- the lead wiring lines can be efficiently arranged in a region where the external connecting terminals are formed.
- the liquid crystal device according to the above-described configuration can be manufactured with high reliability.
- the plurality of external connecting terminals be arranged in a direction along the one side, and the plurality of lead wiring lines extend in the direction along the one side and be correspondingly connected to the external connecting terminals in a region where the lead wiring lines and the external connecting terminals intersect each other in plan view.
- the external connecting terminals and the lead wiring lines are correspondingly connected to each other via contact holes, for example, in the region where they intersect each other in plan view.
- the lead wiring lines can be efficiently arranged in the region where the external connecting terminals are formed, and the lead wiring lines are correspondingly connected to the external connecting terminals in the region where the lead wiring lines extend. Therefore, the regions for forming the contact holes do not need to be separately prepared, and thus the arrangement space of the lead wiring lines and the external connecting terminals can be made small.
- the width in the direction in which the extending portion extends can be further reduced, and thus the size of the substrate can be further reduced.
- an electro-optical device includes a pair of substrates that are disposed to face each other with a predetermined gap therebetween, one substrate of the pair of substrates extending from the other substrate on at least one side in plan view, display electrodes that are provided on one substrate, a circuit unit that is provided on one substrate so as to drive the display electrodes, a plurality of lead wiring lines that are led from one of the sides of wiring lines for driving the circuit unit and the display electrodes to an extending portion extending on the one side of one substrate, and a plurality of external connecting terminals that are correspondingly connected to the plurality of lead wiring lines and are provided on a surface of the extending portion facing the other substrate so as to at least partially overlap the circuit unit in plan view.
- the circuit unit and the external connecting terminals are disposed to at least partially overlap each other in plan view.
- Such a configuration can be implemented by laminating the circuit unit and at least some of the external connecting terminals with an interlayer insulating film interposed therebetween.
- two or more conductive films serving as wiring lines or terminals may be laminated.
- each conductive film may have a single-layered structure or a multi-layered structure.
- the width of the extending portion in the extending direction thereof can be reduced.
- the same effects as those in the electro-optical device according to the first aspect of the invention can be obtained.
- the circuit unit be electrically connected to terminals for supplying an image signal among the plurality of external connecting terminals and have a driving circuit, which is driven by the supplied image signal, and at least a part of the driving circuit overlap the external connecting terminals in plan view.
- the driving circuit that is, a so-called data line driving circuit is disposed to at least partially overlap the external connecting terminals in plan view.
- the data line driving circuit is provided to extend along the one side and is connected to the external connecting terminals via the lead wiring lines, such that image signals can be supplied to both ends thereof.
- the data line driving circuit is provided in the extending portion having little spatial restriction, together with the external connecting terminals.
- the external connecting terminals and the data line driving circuit are generally provided on the same plane, so that the width of the extending portion becomes large according to the size, the shape, and the like of the data line driving circuit.
- the width of the extending portion can be reduced, and thus the space of the electro-optical device can be effectively saved or the size of the electro-optical device can be effectively reduced.
- the external connecting terminals and the part of the circuit unit be laminated with an interlayer insulating film interposed therebetween, and the external connecting terminals have the same film as a first conductive film constituting the circuit unit.
- the external connecting terminals and the circuit unit are laminated with the interlayer insulating film interposed therebetween, the external connecting terminals and the circuit unit can overlap in plan view but can not be electrically connected to each other.
- the external connecting terminals are formed as the same film as the conductive film constituting the circuit unit or to include the same film as the conductive film, so that the structure on the substrate can be simplified and relatively easily formed.
- a material of the conductive film for example, aluminum (Al) having low resistance is suitably used.
- the electro-optical device of the first aspect of the invention may further include a sealant that bonds edges of opposite surfaces of the pair of substrates to each other so as to form an internal space between the pair of substrates, and an electro-optical material that is held in the internal space.
- a sealant that bonds edges of opposite surfaces of the pair of substrates to each other so as to form an internal space between the pair of substrates, and an electro-optical material that is held in the internal space.
- the display electrodes and the part of the circuit unit be disposed to face the internal space.
- the edges of the opposite surfaces of the pair of substrates are bonded to each other by the sealant so as to form the internal space therebetween, and the extending portion extends from the edges.
- the electro-optical material such as liquid crystal
- the display electrodes are disposed to face the internal space.
- a part of the circuit unit for example, wiring lines or elements, such as scanning lines, data lines, TFTs, and the like, and a driving circuit, such as a scanning line driving circuit or the like, is provided in the region facing the internal space, together with the display electrodes. Therefore, almost the entire area of the extending portion can be used for forming the external connecting terminals.
- an electronic apparatus includes the above-described electro-optical device (including various configurations).
- the electronic apparatus since the electronic apparatus includes the above-described electro-optical device, various electronic apparatuses, such as a projection type display device, a liquid crystal television, a cellular phone, an electronic organizer, a word processor, a viewfinder-type or monitor-direct-view-type video tape recorder, a workstation, a video phone, a POS terminal, a touch panel, and the like, which are saved in space and reduced in size, can be implemented.
- an electrophoretic device such as an electronic paper, can be implemented as the electronic apparatus according to the third aspect of the invention.
- FIG. 1 is a plan view showing a configuration of a liquid crystal device according to a first embodiment of the invention.
- FIG. 2 is a cross-sectional view showing the liquid crystal device taken along the line II-II of FIG. 1 .
- FIG. 3 is a plan view showing a comparative example of the liquid crystal device according to the first embodiment.
- FIG. 4 is a plan view showing a configuration of main parts of the liquid crystal device according to the first embodiment.
- FIG. 5 is a cross-sectional view showing an extending portion taken along the line V-V of FIG. 4 .
- FIG. 6 is a schematic view showing an equivalent circuit in an image display region of the liquid crystal device according to the first embodiment.
- FIG. 7 is a plan view showing a configuration of the image display region of the liquid crystal device according to the first embodiment.
- FIG. 8A is a cross-sectional view showing the configuration of the image display region of the liquid crystal device according to the first embodiment taken along the line VIIIA-VIIIA of FIG. 7 .
- FIG. 8B is a cross-sectional view showing the configuration of the image display region of the liquid crystal device according to the first embodiment taken along the line VIIIB-VIIIB of FIG. 7 .
- FIG. 9 is a plan view showing a modification of the liquid crystal device according to the first embodiment.
- FIG. 10 is a cross-sectional view showing the extending portion taken along the line X-X of FIG. 9 .
- FIG. 11 is a plan view showing a configuration of a liquid crystal device according to a second embodiment.
- FIG. 12 is a plan view showing a configuration of main parts of the liquid crystal device according to the second embodiment.
- FIG. 13 is a cross-sectional view showing an extending portion taken along the line XIII-XIII of FIG. 12 .
- FIG. 14 is a plan view showing a modification of the liquid crystal device according to the second embodiment.
- FIG. 15 is a cross-sectional view showing a configuration of a liquid crystal projector according to an embodiment of an electronic apparatus of the invention.
- the electro-optical device of the invention is applied to a liquid crystal device.
- a liquid crystal device according to a first embodiment of the invention will be described with reference to FIGS. 1 to 7 .
- FIG. 1 is a plan view showing the configuration of a liquid crystal device according to the present embodiment
- FIG. 2 is a cross-sectional view taken along the line II-II of FIG. 1
- FIG. 3 shows a comparative example of the liquid crystal device according to the present embodiment.
- a TFT array substrate 10 and a counter substrate 20 are disposed to face each other with a predetermined gap therebetween and edges of opposite surfaces of both substrates are bonded to each other by a sealant 52 a so as to form an internal space.
- the TFT array substrate 10 has an extending portion 201 which extends from the counter substrate 20 on one side in plan view, and the sealant 52 a defines openings which lead to the internal space at predetermined places of a side where the extending portion 201 extends (here, both ends of the side).
- a liquid crystal layer 50 is formed by injecting liquid crystal into the internal space through the openings, and the openings are sealed with sealing mold materials 151 a and 151 b .
- a frame light-shielding film 53 which is provided along an inner edge of the sealant 52 a , defines an image display region 10 a on which images are displayed.
- pixel electrodes 9 a which are examples of ‘display electrodes’ of the invention, are provided on switching TFTs or wiring lines, such as scanning lines, data lines, and the like.
- an alignment film is formed just above the pixel electrodes 9 a .
- a counter electrode 21 is formed via a stripe-shaped light-shielding film 23 , and an alignment film is formed on the counter electrode 21 .
- vertical connecting terminals 106 for electrically connecting the counter substrate 20 and the TFT array substrate 10 are provided.
- the alignment state of liquid crystal of the liquid crystal layer 50 changes according to the electric field applied between the pixel electrodes 9 a and the counter electrode 21 , but liquid crystal of the liquid crystal layer 50 maintains an initial alignment state defined by the alignment films when the electric field is not applied.
- scanning line driving circuits 104 for driving scanning lines In a region of the surface of the TFT array substrate 10 facing the counter substrate 20 which corresponds to a region where the frame light-shielding film 53 is formed, scanning line driving circuits 104 for driving scanning lines, and wiring lines 105 are provided.
- two scanning line driving circuits 104 are provided on left and right sides the frame light-shielding film 53 .
- the wiring lines 105 are relayed on the upper side of the frame light-shielding film 53 so as to connect the two scanning line driving circuits 104 .
- the extending portion 201 of the TFT array substrate 10 is provided with a data line driving circuit 101 a for driving data lines, which is a specified example of ‘driving-circuit’ of the invention, along a lower side of the sealant 52 a in FIG. 1 .
- the upper half of the data line driving circuit 101 a overlaps the sealant 52 a in plan view. Further, the lower half of the data line driving circuit 101 a overlaps portions pushed from the openings of the sealing mold materials 151 a and 151 b at both ends thereof.
- the extending portion 201 may be further provided with a sampling circuit that applies image signals to a plurality of data lines with a predetermined timing, a precharge circuit that supplies a precharge signal having a predetermined voltage level to the plurality of data lines prior to the image signals, and a test circuit that tests quality, defects, or the like of the liquid crystal device 100 during manufacture or at the time of shipping.
- a layer where the external connecting terminals 102 a are formed and a layer where the lead wiring lines 103 a are formed are laminated with, for example, an interlayer insulating film interposed therebetween, and the formation region of the external connecting terminals 102 a and the formation region of the lead wiring lines 103 a at least partially overlap each other.
- Two or more conductive films serving as wiring lines or terminals may be laminated. Further, each conductive film may have a single-layered structure or a multi-layered structure.
- the external connecting terminals 102 a are provided so as to supply power or signals to the liquid crystal device 100 from an external circuit, which is connected thereto via an FPC 110 .
- the external connecting terminals 102 a are properly connected to the driving circuit, such as the scanning circuit driving circuits 104 or the data line driving circuit 101 a , via the lead wiring lines 103 a .
- the pixel electrodes 9 a are driven by signals inputted to the external connecting terminals 102 a from the outside, such that images are displayed.
- the data line driving circuit 101 a is connected to the plurality of external connecting terminals 102 a through the lead wiring lines 103 a at both ends of the extending portion 201 .
- external connecting terminals 102 and lead wiring lines 103 are disposed on the same plane so as not to overlap each other in plan view.
- the external connecting terminals 102 must be connected to the FPC 110 , and thus a sealant 150 does not overlap the external connecting terminals 102 .
- the external connecting terminals 102 a need to be disposed away from the sealant 150 to some extent.
- an extending portion 200 has a predetermined width L 0 and has a space, such that a space for disposing the entire data line driving circuit 101 is generated.
- the liquid crystal device 100 of the present embodiment as described above, at least some of the plurality of lead wiring lines 103 a are disposed to overlap the external connecting terminals 102 a in plan view, so that a space can be saved.
- the external connecting terminals 102 a are arranged along an outer edge of the extending portion 201 , the width L 11 of the extending portion 201 in the extending direction can be reduced further than the related art.
- the external connecting terminals 102 a are arranged in a region between the sealing mold materials 151 a and 151 b , the external connecting terminals 102 a do not need to be provided distant from and the sealing mold materials 151 a and 151 b .
- the positions of the external connecting terminals 102 a can be moved upward by disposing the upper half of the data line driving circuit 101 a in a region where the sealant 52 a is provided.
- the width L 11 of the extending portion 201 can be further reduced than the width L 0 of the extending portion 200 in the comparative example.
- the space can be saved in the liquid crystal device 100 of the present embodiment, and thus an electronic apparatus, to which the liquid crystal device 100 is applied, can have a high degree of freedom in terms of design.
- the number of liquid crystal devices which can be manufactured per one wafer can be increased, and considerable effects for reduction of manufacturing costs and enhancement of manufacturing efficiency are shown. That is, even though the reduced width of the extending portion 201 in one liquid crystal device 100 is small, several hundreds or thousands of regions, each corresponding to the TFT array substrate 10 , are generally formed on the wafer and a large number of such wafers are manufactured. Therefore, it is very effective for manufacture.
- the openings and the sealing mold materials 150 a and 150 b are disposed at the ends thereof and the external connecting terminals 102 a are arranged at a central portion thereof. Therefore, even when the lead wiring lines 103 a are divided into the left and right sides, the lengths of the lead wiring lines 103 a can be approximately equal one left and right sides, such that a failure, such as a signal delay between the left and right sides, does not occur. Further, the openings are disposed at the left and right ends, so that liquid crystal can be injected into the internal space efficiently and uniformly.
- FIG. 4 shows main parts of the extending portion in the liquid crystal device according to the present embodiment on a magnified scale.
- FIG. 5 is a cross-sectional view taken along the line V-V of FIG. 4 .
- FIG. 6 shows an equivalent circuit constituted by a pixel unit in an image display region of the liquid crystal device according to the present embodiment.
- FIG. 7 is a plan view showing the configuration of the pixel unit.
- FIGS. 8A and 8B are cross-sectional views showing the configuration of the pixel unit. Specifically, FIG. 8A is a cross-sectional view taken along the line VIIIA-VIIIA of FIG.
- FIG. 8B is a cross-sectional view taken along the line VIIIB-VIIIB of FIG. 7 .
- the scale of each layer or each member has been adjusted in order to have a recognizable size.
- the plurality of external connecting terminals 102 a are arranged in one direction, and the plurality of lead wiring lines 103 a extend in the direction in which the external connecting terminals 102 a are arranged and are connected to the external connecting terminals 102 a via contact holes 20 a .
- the plurality of contact holes 20 a are provided at the outer edges of the plurality of external connecting terminals 102 a .
- all or some of the contact holes 20 a may be provided at the inner edges of the plurality of external connecting terminals 102 a.
- the lead wiring lines 103 a are connected to the external connecting terminals 102 a in a region distant from a region where the lead wiring lines 103 a extend, so that the external connecting terminals 102 a and other lead wiring lines 103 a adjacent to the lead wiring lines 103 a to be originally connected to the external connecting terminals 102 a can be prevented from being electrically connected to each other due to an error in formation location of the contact hole 20 a , for example. Therefore, the liquid crystal device 100 can be manufactured with high reliability.
- the external connecting terminals 102 a and the lead wiring lines 103 are laminated with an interlayer insulating film 43 interposed therebetween. Further, the contact holes 20 a are formed to pass through the interlayer insulating film 43 .
- Each of the lead wiring lines 103 a is connected to a desired external connecting terminal 102 a via the contact hole 20 a but is electrically isolated from other external connecting terminals 102 a by means of the interlayer insulating film 43 , so that the lead wiring lines 103 a overlap the external connecting terminals 102 a in plan view.
- a base insulating film 12 and interlayer insulating films 41 , 42 , 43 , and 44 are laminated on the TFT array substrate 10 in that order, and the lead wiring lines 103 a are provided on the interlayer insulating film 43 .
- the lead wiring line 103 a and the external connecting terminal 102 a each has a two-layered structure made of an aluminum layer 40 A, a titanium nitride film 40 TN, and an exposed surface D of each of the external connecting terminals 102 a (a hatched region of each of the external connecting terminals 102 a in FIG. 4 ) is exposed to the outside from an opening which is formed by partially removing the interlayer insulating film 44 and the titanium nitride film 40 TN.
- a laminated structure in the image display region 10 a on the TFT array substrate 10 is constituted based on the above-described laminated structure. Next, the configuration of the laminated structure in the image display region 10 a will be described below.
- a plurality of scanning lines 11 a and a plurality of data lines 6 a are arranged to intersect each other in the image display region 10 a , and pixel units, each being selected by one of the plurality of scanning lines 11 a and one of the plurality of data lines 6 a , are formed between these lines.
- Each of the pixel units has a TFT 30 , a pixel electrode 9 a , and a storage capacitor 70 .
- the TFT 30 is provided to apply image signals S 1 , S 2 , . . . , and Sn supplied from the data lines 6 a to the selected pixels.
- a gate of the TFT 30 is connected to the scanning line 11 a , a source thereof is connected to the data line 6 a , and a drain thereof is connected to the pixel electrode 9 a .
- a liquid crystal capacitor is formed between the pixel electrode 9 a and a counter electrode 21 to be described below, and the respective pixel electrodes 9 a hold the input image signals S 1 , S 2 , . . . , and Sn for a predetermined period of time. That is, an opening region for each pixel unit is divided by each of the pixel electrodes 9 a .
- One electrode of the storage capacitor 70 is connected to the drain of the TFT 30 in parallel with the pixel electrode 9 a , and the other electrode thereof is connected to a fixed-potential capacitor wiring line 400 , such that the electric potential on the other electrode can be made constant.
- the liquid crystal device 100 uses a TFT active matrix driving method, for example. Specifically, in the liquid crystal device 100 , scanning signals G 1 , G 2 , . . . , Gm are line-sequentially applied to the respective scanning lines 11 a from the scanning line driving circuit 104 (see FIG. 1 ), and simultaneously the image signals S 1 , S 2 , . . . , and Sn supplied from the data line driving circuit 101 (see FIG. 1 ) are applied through the data lines 6 a to a selected row of horizontally-arrayed pixel units in which the TFTs 30 are turned on. As a result, the image signals are supplied to the pixel electrodes 9 a corresponding to the selected pixels.
- TFT active matrix driving method for example. Specifically, in the liquid crystal device 100 , scanning signals G 1 , G 2 , . . . , Gm are line-sequentially applied to the respective scanning lines 11 a from the scanning line driving circuit 104 (see FIG. 1 ),
- the TFT array substrate 10 is disposed to face the counter substrate 20 with the liquid crystal layer 50 interposed therebetween (see FIG. 2 ), the amount of transmitted light between the substrates is controlled for each pixel by applying an electric field to the liquid crystal layer 50 for each pixel unit in such a manner, such that gray-scale display of an image is performed. At this time, the image signal held in each pixel unit is prevented from leaking by means of the storage capacitor 70 .
- circuit elements of the above-described pixel unit are patterned to be formed on the TFT array substrate 10 as laminated conductive films.
- the TFT array substrate 10 of the present embodiment is made of a quartz substrate and is disposed to face the counter substrate 20 made of a glass substrate, a quartz substrate, or the like.
- each of the circuit elements has a first layer including the scanning line 11 a , a second layer including the gate electrode 3 a , a third layer including the fixed-potential capacitor electrode of the storage capacitor 70 , a fourth layer including the data line 6 a , a fifth layer including the capacitor wiring line 400 , and a sixth layer including the pixel electrode 9 a from the bottom.
- the base insulating film 12 is provided between the first and second layers, the first interlayer insulating film 41 is provided between the second and third layers, the second interlayer insulating film 42 is provided between the third and fourth layers, the third interlayer insulating film 43 is provided between the fourth and fifth layers, and the fourth interlayer insulating film 44 is provided between the fifth and sixth layers, such that the above-described elements can be prevented from being short-circuited.
- the first layer has the scanning lines 11 a .
- Each of the scanning lines 11 a is patterned to have a main line part extending in an X direction of FIG. 7 and a protruding part extending in a Y direction of FIG. 7 in which the data lines 6 a or the capacitor wiring lines 400 extend.
- the scanning line 11 a is made of, for example, conductive polysilicon.
- the scanning line 11 a may be made of a metal simplex of at least one high-melting-point metal selected from a group of titanium (Ti), chromium (Cr), tungsten (W), tantalum (Ta), molybdenum (Mo), and the like, an alloy thereof, metal silicide, polysilicide, or a laminate thereof. That is, the scanning line 11 a of the present embodiment covers a region between the openings as much as possible, thereby serving as a light-shielding film which shields the TFT 30 from the lower side.
- the second layer has the TFTs 30 and relay electrodes 719 .
- Each of the TFTs 30 has an LDD (Lightly Doped Drain) structure, for example, and includes a gate electrode 3 a , a semiconductor layer 1 a , and a gate insulating film 2 for electrically isolating the gate electrode 3 a from the semiconductor layer 1 a .
- the gate insulating film 2 is made of, for example, an HTO (High Temperature Oxide) or a thermally-oxidized silicon oxide.
- the gate electrode 3 a is made of, for example, conductive polysilicon.
- the semiconductor layer 1 a is made of, for example, polysilicon, and has a lightly-doped source region 1 b , a lightly-doped drain region 1 c , a heavily-doped source region 1 d , and a heavily-doped drain region 1 e .
- the relay electrodes 719 are formed as the same film as that of the gate electrode 3 a.
- the gate electrode 3 a of the TFT 30 is electrically connected to the scanning line 11 a via a contact hole 12 cv formed in the base insulating film 12 .
- the base insulating film 12 is made of a silicon oxide film, such as an HTO film or an NSG (non-silicate glass) film, electrically isolates the first layer from the second layer, and is formed on the entire surface of the TFT array substrate 10 so as to prevent element characteristics of the TFT 30 from changing due to roughness or contamination caused by the abrasion of a substrate surface.
- the third layer has the storage capacitors 70 .
- Each of the storage capacitors 70 is configured such that a capacitor electrode 300 and a lower electrode 71 are disposed to face each other with a dielectric film 75 interposed therebetween.
- the capacitor electrode 300 is electrically connected to the capacitor wiring line 400 via contact holes 801 and 803 and a relay layer 6 a 1 for a capacitor wiring line.
- the lower electrode 71 and the heavily-doped drain region 1 e are connected via a contact hole 83 formed in the first interlayer insulating film 41 .
- the lower electrode 71 and the pixel electrode 9 a relay the respective layers by means of contact holes 881 , 882 , and 804 , the relay electrode 719 , a second relay electrode 6 a 2 , and a third relay electrode 402 , and are electrically connected via a contact hole 89 .
- the capacitor electrode 300 has a single layer made of a metal simplex of at least one high-melting-point metal selected from a group of Ti, Cr, W, Ta, Mo, and the like, an alloy thereof, metal silicide, polysilicide, or a laminate.
- the capacitor electrode 300 is made of tungsten silicide, and has a function of blocking light incident on the TFT 30 from the top in FIG. 8 .
- the lower electrode 71 is made of conductive polysilicon, for example.
- the dielectric film 75 is made of, for example, a silicon oxide film, such as an HTO film or an LTO (Low Temperature Oxide) film, or a silicon nitride film, to have a relatively small thickness of approximately 5 to 200 nm.
- the first interlayer insulating film 41 is made of, for example, NSG.
- the first interlayer insulating film 41 may be made of silicate glass, such as PSG (phosphorus silicate glass), BSG (boron silicate glass), BPSG (boron phosphorus silicate glass), a silicon nitride, a silicon oxide, or the like.
- the fourth layer has the data lines 6 a , the relay layer 6 a 1 for a capacitor wiring line, and the second relay electrode 6 a 2 .
- Each of the data lines 6 a has a two-layered structure of an aluminum film and a titanium nitride film, and the surface thereof is covered with a silicon nitride film.
- the data line 6 a is electrically connected to the heavily-doped source region 1 d of the TFT 30 via a contact hole 81 passing through the first and second interlayer insulating films 41 and 42 .
- the relay layer 6 a 1 for a capacitor wiring line and the second relay electrode 6 a 2 are formed as the same film as that of the data line 6 a.
- the second interlayer insulating film 42 is made of, for example, NSG.
- the second interlayer insulating film 42 may be made of silicate glass, such as PSG, BSG, BPSG, or the like, a silicon nitride, a silicon oxide, or the like.
- the fifth layer has the capacitor wiring lines 400 and the third relay electrode 402 .
- Each of the capacitor wiring lines 400 extends to reach the periphery of the image display region 10 a , and is electrically connected to a constant voltage source, from which power is supplied to a peripheral driving circuit or a counter electrode potential is supplied to a counter substrate via the vertical connecting terminal, such that the capacitor wiring line 400 has a constant potential.
- the capacitor wiring line 400 is electrically connected to the relay layer 6 a 1 for a capacitor wiring line via the contact hole 803 formed in the third interlayer insulating film 43 .
- the capacitor wiring line 400 has a two-layered structure of, for example, an aluminum film and a titanium nitride film.
- the capacitor wiring line 400 has a lattice pattern extending in the X and Y directions, as shown in FIG. 7 .
- a part of the capacitor wiring line 400 extending in the X direction is provided with a notch portion in order to ensure a region for forming the third relay electrode 402 .
- the capacitor wiring line 400 has a width larger than those of the lower data line 6 a , the scanning line 11 a , and the TFT 30 , such that the capacitor wiring line 400 can function as a light-shielding film and cover those circuit elements, thereby finally defining a non-opening region.
- the third relay electrode 402 is formed as the same film as that of the data line 6 a.
- the third interlayer insulating film 43 is formed over the entire surface thereof.
- the third interlayer insulating film 43 is made of, for example, silicate glass, such as NSG, PSG, BSG, BPSG, or the like, a silicon nitride, a silicon oxide, or the like.
- the surface of the third interlayer insulating film 43 may be planarized by a CMP (Chemical Mechanical Polishing) treatment or a planarizing film formed by an SOG (Spin On Glass) treatment. With the planarization, cracks caused by a step difference between wiring lines can be prevented.
- the fourth interlayer insulating film 44 is formed on the entire surface of the fifth layer, and the pixel electrodes 9 a are formed thereon as the sixth layer. In the fourth interlayer insulating film 44 , a contact hole 89 is formed to electrically connect the pixel electrode 9 a and the third relay electrode 402 .
- the fourth interlayer insulating film 43 is made of, for example, silicate glass, such as NSG, PSG, BSG, BPSG, or the like, a silicon nitride, a silicon oxide, or the like. Further, the surface of the fourth interlayer insulating film 44 may be planarized by the CMP treatment or a planarizing film formed by the SOG treatment. With the planarization, cracks caused by a step difference between wiring lines can be prevented.
- Each of the pixel electrodes 9 a (indicated by a dotted line 9 a ′ in FIG. 7 ) is disposed to approximately correspond to each of the pixel regions partitioned vertically and horizontally.
- the pixel electrode 9 a is made of, for example, a transparent conductive film, such as ITO (Indium Tin Oxide). Further, an alignment film 16 is formed on the pixel electrode 9 a .
- ITO Indium Tin Oxide
- the counter electrode 21 is provided on the entire surface thereof facing the TFT array substrate 10 , and an alignment film 22 is formed thereon (below the counter electrode 21 in FIG. 8 ).
- the counter electrode 21 is made of, for example, a transparent conductive film, such as ITO, in the same manner as the pixel electrode 9 a .
- a light-shielding film 23 for covering at least a region facing the TFT 30 is provided to prevent optical leakage current from being generated.
- the extending portion 201 is formed on the extension of such a laminated structure constituting the image display region 10 a . That is, in the extending portion 201 , the lead wiring lines 103 a are formed in the fourth layer as the same film as that of the data line 6 a , and the external connecting terminals 102 a are formed in the fifth layer as the same film as that of the capacitor wiring line 400 . For this reason, a laminated structure shown in FIG. 5 , in which the lead wiring lines 103 a and the external connecting terminals 102 a are laminated with the interlayer insulating film interposed therebetween, does not need to be provided separately from the laminated structure constituting the image display region 10 a . Therefore, the structure on the TFT array substrate 10 can be simplified and relatively easily formed.
- both the fourth and fifth layers contain aluminum, the data lines 6 a and the capacitor wiring lines 400 have low resistance, and the lead wiring lines 103 a and the external connecting terminals 102 a have low resistance. Since the fourth and fifth layers are disposed above the storage capacitor 70 or the TFT 30 , which requires a heat treatment, aluminum having low thermal resistance can be used.
- the wiring lines can have low resistance and the exposed surface D of each of the external connecting terminals 102 a can be easily formed.
- FIG. 9 shows main parts of the extending portion in the liquid crystal device according to the modification of the first embodiment on a magnified scale.
- FIG. 10 is a cross-sectional view taken along the line X-X of FIG. 9 .
- the lead wiring lines and the external connecting terminals according to the invention are arranged to partially overlap each other in plan view, and various modifications can be made, in addition to the arrangement of the first embodiment.
- FIG. 9 shows an example of such modifications.
- a plurality of external connecting terminals 102 b are arranged in one direction and are connected to external connecting terminals 103 b via contact holes 20 b .
- Each of the contact holes 20 b is provided in each of the regions where the plurality of lead wiring lines 103 b and the plurality of external connecting terminals 102 b intersect each other in plan view.
- the lead wiring lines 103 a are connected to the external connecting terminals 102 a in the regions where the lead wiring lines 103 a extend, separate regions for forming contact holes do not need to be prepared, such that a space where the lead wiring lines and the external connecting terminals are arranged can be made smaller than that in the first embodiment (see FIGS. 5 and 10 ). Therefore, in the modification, the width of the extending portion can be further reduced, so that the size of the TFT array substrate 10 can be further reduced.
- FIG. 11 shows the schematic configuration of the liquid crystal device according to the present embodiment
- FIG. 12 shows main parts of an extending portion in the liquid crystal device according to the second embodiment on a magnified scale
- FIG. 13 is a cross-sectional view taken along the line XIII-XIII of FIG. 12
- the liquid crystal device 100 A has the same configuration as the liquid crystal device 100 , except that the arrangement within the extending portion is different. Therefore, the same parts as those in the liquid crystal device 100 are denoted by the same reference numerals and the detailed descriptions thereof will be omitted.
- a data line driving circuit 101 c and lead wiring lines 103 c are disposed to overlap a plurality of external connecting terminals 102 c , which are arranged along the outer edge of an extending portion 202 , in plan view.
- the width L 12 of the extending portion 202 can be made narrow to thereby reduce the size of the TFT array substrate 10 , such that the same effects as those in the first embodiment can be obtained.
- FIGS. 12 and 13 show that mode on a magnified scale.
- the lead wiring lines 103 c are connected to the external connecting terminals 102 c via contact holes 20 c provided in regions where the lead wiring lines 103 c and the external connecting terminals 102 c intersect each other, in the same manner as that in the modification of the first embodiment.
- each of the lead wiring lines 103 c is connected to the data line driving circuit 101 c via the contact hole 21 c provided in a region where each of the lead wiring lines 103 c extends.
- the lead wiring lines 103 c are provided in the fourth layer, the external connecting terminals 102 c are provided in the fifth layer, and the contact holes 20 c are provided to pass through the interlayer insulating film 43 .
- the data line driving circuit 101 c is provided in at least one (second and fourth layers in the range shown in the drawing) of the first to fifth layers, and the contact holes 20 c are provided to pass through the interlayer insulating films 41 and 42 .
- the external connecting terminals 102 c and the lead wiring lines 103 c are formed as the same film as the conductive film for the data line driving circuit 101 c or a circuit unit in the image display region 10 a or are formed as a part of the same film as the conductive film, so that the structure on the TFT array substrate 10 can be simplified and relatively easily formed.
- Other advantages and effects of the second embodiment are the same as those of the first embodiment, and the modification of the first embodiment can also be made in the present embodiment.
- the width of the extending portion can be reduced in a layout in which only the data line driving circuit overlaps the external connecting terminals, as shown in FIG. 14 , and thus the effects of the invention can be obtained.
- FIG. 15 shows an example of a configuration of the projector.
- a liquid crystal projector 1100 includes a lamp unit 1102 having a white light source, such as a halogen lamp. Projection light emitted from the lamp unit 1102 is separated into light components of three primary colors of R (red), G (green), and B (blue) by three mirrors 1106 and two dichroic mirrors 1108 , and the light components of three primary colors are incident on liquid crystal devices 100 R, 100 G, and 100 B, serving as light valves, corresponding to the respective colors of R, G, and B.
- a white light source such as a halogen lamp.
- each of the liquid crystal devices 100 R, 100 G, and 100 B is the same as that of the above-described liquid crystal device, and three primary color signals supplied from an image signal processing circuit are modulated by the liquid crystal devices 100 R, 100 G, and 100 B, respectively.
- the light components of three primary colors modulated by the liquid crystal devices 100 R, 100 G, and 100 B are incident on a dichroic prism 1112 from three directions. Then, images, each having one of the light components for three primary colors, are synthesized, such that a color image is projected onto a screen 1120 through a projection lens 1114 .
- the electro-optical device according to the invention may be implemented as an organic EL device, an electrophoretic device, such as an electronic paper or the like, a display device using an electron emission element (Field Emission Display and Surface-Conduction Electron-Emitter Display), and the like, in addition to the above-described liquid crystal device.
- the electro-optical device according to the invention can be applied to various electronic apparatuses, such as a television receiver, a viewfinder-type or monitor-direct-view-type video tape recorder, a car navigation device, a pager, an electronic organizer, an electronic calculator, a word processor, a workstation, a video phone, a POS terminal, a device having a touch panel, and the like, in addition to the above-described projector.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
Abstract
Description
- This application claims the benefit of Japanese Patent Application No. 2004-328982 filed Nov. 12, 2004. The entire disclosure of the prior application is hereby incorporated by reference herein its entirety.
- 1. Technical Field
- The present invention relates to an electro-optical device, such as a liquid crystal device or the like, and to an electronic apparatus, such as a liquid crystal projector or the like, having such an electro-optical device.
- 2. Related Art
- In such an electro-optical device, a substrate, on which display electrodes and a circuit unit for driving the display electrodes are provided, and a counter substrate are disposed to face each other with an electro-optical material, such as liquid crystal, interposed therebetween. More specifically, the substrates are disposed to face each other with a predetermined gap therebetween and edges of opposite surfaces of the substrates are bonded to each other by a sealant so as to form an internal space, and the electro-optical material is sealed in the internal space.
- The substrate provided with the display electrodes extends from the counter substrate on one side in plan view, and external connecting terminals are provided in a portion extending on one side (hereinafter, referred to as an extending portion). The external connecting terminals are connected to wiring lines led from a circuit unit and the like, and are provided such that surfaces thereof are exposed to the outside so as to be supplied with signals or power from the outside. In addition, a driving circuit, which is connected to the external connecting terminals for supplying image signals, is generally provided in the extending portion.
- In contrast, for example, as disclosed in JP-A-9-113906, according to a configuration in which a driving circuit is disposed in the internal space and only external connecting terminals are provided in the extending portion, the width of the extending portion can be made narrow, and thus the size of the substrate can be reduced.
- However, in an actual electro-optical device, it is difficult to provide a space sufficient to dispose the driving circuit and to lead the wiring lines from the driving circuit in the internal space. Further, even when only the external connecting terminals are provided in the extending portion, at least some of the lead wiring lines connected to the external connecting terminals is substantially disposed in the extending portion. For this reason, in order to reduce the width of the extending portion, the layout of the external connecting terminals and the lead wiring lines needs to be considered.
- An advantage of some aspects of the invention is that it provides an electro-optical device which can reduce the size of a substrate and an electronic apparatus having such an electro-optical device.
- According to a first aspect of the invention, an electro-optical device includes a pair of substrates that are disposed to face each other with a predetermined gap therebetween, one substrate of the pair of substrates extending from the other substrate on at least one side in plan view, display electrodes that are provided on one substrate, a circuit unit that is provided on one substrate so as to drive the display electrodes, a plurality of lead wiring lines that are led from one of the sides of wiring lines for driving the circuit unit or the display electrodes to an extending portion extending on the one side of one substrate, and a plurality of external connecting terminals that are correspondingly connected to the plurality of lead wiring lines and are provided on a surface of the extending portion facing the other substrate so as to at least partially overlap the plurality of lead wiring lines in plan view.
- In accordance with the first aspect of the invention, the pair of substrates are disposed to face each other with a predetermined gap therebetween and one substrate extends from the other substrate on at least one side. On one substrate extending from the other substrate of the pair of substrates, for example, wiring lines, such as scanning lines, data lines, and the like, electronic elements, such as thin film transistors (hereinafter, referred to as a “TFTs”) and the like, and the circuit unit that drives display electrodes by means of a data line driving circuit or a scanning line driving circuit are provided. The display electrodes are formed on an upper layer of one substrate.
- Further, in the extending portion extending the other substrate on the one side, the external connecting terminals, which are electrically connected to the circuit unit, are provided. A plurality of external connecting terminals are arranged, for example, along an outer edge of the extending portion, and are correspondingly connected to the lead wiring lines, which are led from the circuit unit or the display electrodes. The lead wiring lines are generally relayed in a region other than a region where the external connecting terminals are arranged.
- In the extending portion of the first aspect of the invention, the external connecting terminals and the lead wiring lines are arranged to at least partially overlap each other in plan view (that is, in a three-dimensional manner in the extending portion). Such a configuration is implemented by electrically connecting at least some of the lead wiring lines and the external connecting terminals to each other via contact holes or the like, for example, and by laminating them with an interlayer insulating film interposed therebetween. In this case, two or more conductive films serving as wiring lines or terminals may be laminated. Further, each conductive film may have a single-layered structure or a multi-layered structure.
- As such, with the design of the layout, the width of the extending portion in the extension direction thereof can be reduced. As a result, with the reduced size of the substrate, the space of the electro-optical device can be saved. In particular, the number of electro-optical devices which can be manufactured per one wafer can be increased, such that considerable effects for reduction of manufacturing costs and enhancement of manufacturing efficiency are shown. For example, even when the reduced size for one substrate is relatively small, for example, 1 mm or so, if several substrates to several tens or hundreds of substrates are arranged on the same wafer, there is a case in which one row or a plurality of rows of electro-optical devices can be further manufactured on the same wafer. Therefore, it is markedly advantageous in practice.
- In the electro-optical device of the first aspect of the invention, it is preferable that the external connecting terminals and the lead wiring lines be laminated with an interlayer insulating film interposed therebetween, the external connecting terminals have the same film as a first conductive film constituting the circuit unit, and the lead wiring lines have the same film as a second conductive film constituting the circuit unit.
- According to this configuration, the external connecting terminals and the lead wiring lines are formed with different conductive films laminated with an interlayer insulating film interposed therebetween. Therefore, the external connecting terminals and the lead wiring lines can be constituted so as to overlap in plan view but not to be electrically connected to each other in portions other than portions where connected each other via contact holes or the like.
- Further, the external connecting terminals and the lead wiring lines are formed as the same film as a conductive film constituting the circuit unit or to include the same film as such a conductive film, such that the laminate structure of the external connecting terminals and the lead wiring lines does not need to be prepared separately from the circuit unit. Therefore, the structure on the substrate can be simplified and be relatively easily formed. Moreover, as a material of the conductive film, for example, aluminum (Al) having low resistance is suitably used.
- Further, in the electro-optical device of the first aspect of the invention, it is preferable that the plurality of external connecting terminals be arranged in a direction along the one side, and the plurality of lead wiring lines extend in the direction along the one side and be connected to edges of the external connecting terminals in a direction intersecting the direction along the one side.
- According to this configuration, the plurality of lead wiring lines extend in the direction in which the plurality of external connecting terminals are arranged, such that the external connecting terminals and the lead wiring lines intersect each other in a three-dimensional manner. The external connecting terminals and the lead wiring lines are connected, for example, via contact holes at the edges of the external connecting terminals (that is, the edges of the external connecting terminals on an outer edge side and an inner edge side) in the direction intersecting the direction along the one side. According to such a layout, the lead wiring lines can be efficiently arranged in a region where the external connecting terminals are formed. Further, since the lead wiring lines are connected to the external connecting terminals in a region distant from the region where the lead wiring lines extend, such that the external connecting terminals and other lead wiring lines adjacent to the lead wiring lines to be originally connected to the external connecting terminals can be prevented from being electrically connected to each other due to an error in formation location of the contact hole, for example. Therefore, the liquid crystal device according to the above-described configuration can be manufactured with high reliability.
- Further, in the electro-optical device of the first aspect of the invention, it is preferable that the plurality of external connecting terminals be arranged in a direction along the one side, and the plurality of lead wiring lines extend in the direction along the one side and be correspondingly connected to the external connecting terminals in a region where the lead wiring lines and the external connecting terminals intersect each other in plan view.
- According to this configuration, the external connecting terminals and the lead wiring lines are correspondingly connected to each other via contact holes, for example, in the region where they intersect each other in plan view. With such a layout, the lead wiring lines can be efficiently arranged in the region where the external connecting terminals are formed, and the lead wiring lines are correspondingly connected to the external connecting terminals in the region where the lead wiring lines extend. Therefore, the regions for forming the contact holes do not need to be separately prepared, and thus the arrangement space of the lead wiring lines and the external connecting terminals can be made small. As a result, according to the above-described configuration, the width in the direction in which the extending portion extends can be further reduced, and thus the size of the substrate can be further reduced.
- Further, according to a second aspect of the invention, an electro-optical device includes a pair of substrates that are disposed to face each other with a predetermined gap therebetween, one substrate of the pair of substrates extending from the other substrate on at least one side in plan view, display electrodes that are provided on one substrate, a circuit unit that is provided on one substrate so as to drive the display electrodes, a plurality of lead wiring lines that are led from one of the sides of wiring lines for driving the circuit unit and the display electrodes to an extending portion extending on the one side of one substrate, and a plurality of external connecting terminals that are correspondingly connected to the plurality of lead wiring lines and are provided on a surface of the extending portion facing the other substrate so as to at least partially overlap the circuit unit in plan view.
- In accordance with the second aspect of the invention, in the extending portion, the circuit unit and the external connecting terminals are disposed to at least partially overlap each other in plan view. Such a configuration can be implemented by laminating the circuit unit and at least some of the external connecting terminals with an interlayer insulating film interposed therebetween. In this case, two or more conductive films serving as wiring lines or terminals may be laminated. Further, each conductive film may have a single-layered structure or a multi-layered structure.
- As such, with the design of the layout, the width of the extending portion in the extending direction thereof can be reduced. As a result, with the reduced size of the substrate, the same effects as those in the electro-optical device according to the first aspect of the invention can be obtained.
- In the electro-optical device of the second aspect of the invention, it is preferable that the circuit unit be electrically connected to terminals for supplying an image signal among the plurality of external connecting terminals and have a driving circuit, which is driven by the supplied image signal, and at least a part of the driving circuit overlap the external connecting terminals in plan view.
- According to this configuration, the driving circuit, that is, a so-called data line driving circuit is disposed to at least partially overlap the external connecting terminals in plan view. In general, the data line driving circuit is provided to extend along the one side and is connected to the external connecting terminals via the lead wiring lines, such that image signals can be supplied to both ends thereof. For this reason, since a region sufficient to arrange the plurality of lead wiring lines around the data line driving circuit is required, there are many cases in which the data line driving circuit is provided in the extending portion having little spatial restriction, together with the external connecting terminals. In this case, the external connecting terminals and the data line driving circuit are generally provided on the same plane, so that the width of the extending portion becomes large according to the size, the shape, and the like of the data line driving circuit.
- In contrast, in the invention, since the entire data line driving circuit provided in the extending portion or at least a part thereof, and the external connecting terminals are provided in the same space, the width of the extending portion can be reduced, and thus the space of the electro-optical device can be effectively saved or the size of the electro-optical device can be effectively reduced.
- Further, in the electro-optical device of the second aspect of the invention, it is preferable that the external connecting terminals and the part of the circuit unit be laminated with an interlayer insulating film interposed therebetween, and the external connecting terminals have the same film as a first conductive film constituting the circuit unit.
- According to this configuration, since the external connecting terminals and the circuit unit are laminated with the interlayer insulating film interposed therebetween, the external connecting terminals and the circuit unit can overlap in plan view but can not be electrically connected to each other. In addition, the external connecting terminals are formed as the same film as the conductive film constituting the circuit unit or to include the same film as the conductive film, so that the structure on the substrate can be simplified and relatively easily formed. Moreover, as a material of the conductive film, for example, aluminum (Al) having low resistance is suitably used.
- The electro-optical device of the first aspect of the invention may further include a sealant that bonds edges of opposite surfaces of the pair of substrates to each other so as to form an internal space between the pair of substrates, and an electro-optical material that is held in the internal space. In addition, it is preferable that the display electrodes and the part of the circuit unit be disposed to face the internal space.
- According to this configuration, the edges of the opposite surfaces of the pair of substrates are bonded to each other by the sealant so as to form the internal space therebetween, and the extending portion extends from the edges. The electro-optical material, such as liquid crystal, is sealed into the internal space. The display electrodes are disposed to face the internal space. Further, a part of the circuit unit, for example, wiring lines or elements, such as scanning lines, data lines, TFTs, and the like, and a driving circuit, such as a scanning line driving circuit or the like, is provided in the region facing the internal space, together with the display electrodes. Therefore, almost the entire area of the extending portion can be used for forming the external connecting terminals.
- According to a third aspect of the invention, an electronic apparatus includes the above-described electro-optical device (including various configurations).
- According to this configuration, since the electronic apparatus includes the above-described electro-optical device, various electronic apparatuses, such as a projection type display device, a liquid crystal television, a cellular phone, an electronic organizer, a word processor, a viewfinder-type or monitor-direct-view-type video tape recorder, a workstation, a video phone, a POS terminal, a touch panel, and the like, which are saved in space and reduced in size, can be implemented. In addition, for example, an electrophoretic device, such as an electronic paper, can be implemented as the electronic apparatus according to the third aspect of the invention.
- Such effects and other advantages of the invention will be apparent from the following embodiments to be described below.
- The invention will be described with reference to the accompanying drawings, wherein like numbers reference like elements.
-
FIG. 1 is a plan view showing a configuration of a liquid crystal device according to a first embodiment of the invention. -
FIG. 2 is a cross-sectional view showing the liquid crystal device taken along the line II-II ofFIG. 1 . -
FIG. 3 is a plan view showing a comparative example of the liquid crystal device according to the first embodiment. -
FIG. 4 is a plan view showing a configuration of main parts of the liquid crystal device according to the first embodiment. -
FIG. 5 is a cross-sectional view showing an extending portion taken along the line V-V ofFIG. 4 . -
FIG. 6 is a schematic view showing an equivalent circuit in an image display region of the liquid crystal device according to the first embodiment. -
FIG. 7 is a plan view showing a configuration of the image display region of the liquid crystal device according to the first embodiment. -
FIG. 8A is a cross-sectional view showing the configuration of the image display region of the liquid crystal device according to the first embodiment taken along the line VIIIA-VIIIA ofFIG. 7 . -
FIG. 8B is a cross-sectional view showing the configuration of the image display region of the liquid crystal device according to the first embodiment taken along the line VIIIB-VIIIB ofFIG. 7 . -
FIG. 9 is a plan view showing a modification of the liquid crystal device according to the first embodiment. -
FIG. 10 is a cross-sectional view showing the extending portion taken along the line X-X ofFIG. 9 . -
FIG. 11 is a plan view showing a configuration of a liquid crystal device according to a second embodiment. -
FIG. 12 is a plan view showing a configuration of main parts of the liquid crystal device according to the second embodiment. -
FIG. 13 is a cross-sectional view showing an extending portion taken along the line XIII-XIII ofFIG. 12 . -
FIG. 14 is a plan view showing a modification of the liquid crystal device according to the second embodiment. -
FIG. 15 is a cross-sectional view showing a configuration of a liquid crystal projector according to an embodiment of an electronic apparatus of the invention. - Hereinafter, embodiments of the invention will be described with reference to the drawings.
- The embodiments of the invention will be described with reference to FIGS. 1 to 13. In the embodiments to be described below, the electro-optical device of the invention is applied to a liquid crystal device.
- A liquid crystal device according to a first embodiment of the invention will be described with reference to FIGS. 1 to 7.
- Schematic Configuration of Liquid Crystal Device
- First, the schematic configuration of a liquid crystal device will be described with reference to FIGS. 1 to 3.
FIG. 1 is a plan view showing the configuration of a liquid crystal device according to the present embodiment, andFIG. 2 is a cross-sectional view taken along the line II-II ofFIG. 1 .FIG. 3 shows a comparative example of the liquid crystal device according to the present embodiment. - Referring to
FIGS. 1 and 2 , in theliquid crystal device 100, aTFT array substrate 10 and acounter substrate 20 are disposed to face each other with a predetermined gap therebetween and edges of opposite surfaces of both substrates are bonded to each other by asealant 52 a so as to form an internal space. TheTFT array substrate 10 has an extendingportion 201 which extends from thecounter substrate 20 on one side in plan view, and thesealant 52 a defines openings which lead to the internal space at predetermined places of a side where the extendingportion 201 extends (here, both ends of the side). Further, aliquid crystal layer 50 is formed by injecting liquid crystal into the internal space through the openings, and the openings are sealed with sealing 151 a and 151 b. A frame light-shieldingmold materials film 53, which is provided along an inner edge of thesealant 52 a, defines animage display region 10 a on which images are displayed. - On the
image display region 10 a of a surface (top surface inFIG. 2 ) of theTFT array substrate 10 facing thecounter substrate 20,pixel electrodes 9 a, which are examples of ‘display electrodes’ of the invention, are provided on switching TFTs or wiring lines, such as scanning lines, data lines, and the like. In addition, an alignment film is formed just above thepixel electrodes 9 a. On a surface (bottom surface inFIG. 2 ) of thecounter substrate 20 facing theTFT array substrate 10, acounter electrode 21 is formed via a stripe-shaped light-shieldingfilm 23, and an alignment film is formed on thecounter electrode 21. Further, in at least one corner portion (here, all of four corner portions) of thecounter substrate 20, vertical connectingterminals 106 for electrically connecting thecounter substrate 20 and theTFT array substrate 10 are provided. The alignment state of liquid crystal of theliquid crystal layer 50 changes according to the electric field applied between thepixel electrodes 9 a and thecounter electrode 21, but liquid crystal of theliquid crystal layer 50 maintains an initial alignment state defined by the alignment films when the electric field is not applied. - In a region of the surface of the
TFT array substrate 10 facing thecounter substrate 20 which corresponds to a region where the frame light-shieldingfilm 53 is formed, scanningline driving circuits 104 for driving scanning lines, andwiring lines 105 are provided. InFIG. 1 , two scanningline driving circuits 104 are provided on left and right sides the frame light-shieldingfilm 53. The wiring lines 105 are relayed on the upper side of the frame light-shieldingfilm 53 so as to connect the two scanningline driving circuits 104. - The extending
portion 201 of theTFT array substrate 10 is provided with a dataline driving circuit 101 a for driving data lines, which is a specified example of ‘driving-circuit’ of the invention, along a lower side of thesealant 52 a inFIG. 1 . The upper half of the data line drivingcircuit 101 a overlaps thesealant 52 a in plan view. Further, the lower half of the data line drivingcircuit 101 a overlaps portions pushed from the openings of the sealing 151 a and 151 b at both ends thereof.mold materials - Moreover, in the present embodiment, all of electronic elements, such as TFTs or the like, the wiring lines, such as scanning lines, data lines, and the like, and circuits on the
TFT array substrate 10 including the scanningline driving circuits 104 and the data line drivingcircuit 101 a correspond to a specified example of ‘circuit unit’ of the invention. Further, the extendingportion 201 may be further provided with a sampling circuit that applies image signals to a plurality of data lines with a predetermined timing, a precharge circuit that supplies a precharge signal having a predetermined voltage level to the plurality of data lines prior to the image signals, and a test circuit that tests quality, defects, or the like of theliquid crystal device 100 during manufacture or at the time of shipping. - Further, in the present embodiment, at least some of a plurality of
lead wiring lines 103 a in the extendingportion 201 is provided to overlap external connectingterminals 102 a in plan view. Specifically, in theliquid crystal device 100, a layer where the external connectingterminals 102 a are formed and a layer where thelead wiring lines 103 a are formed are laminated with, for example, an interlayer insulating film interposed therebetween, and the formation region of the external connectingterminals 102 a and the formation region of thelead wiring lines 103 a at least partially overlap each other. Two or more conductive films serving as wiring lines or terminals may be laminated. Further, each conductive film may have a single-layered structure or a multi-layered structure. - The external connecting
terminals 102 a are provided so as to supply power or signals to theliquid crystal device 100 from an external circuit, which is connected thereto via anFPC 110. The external connectingterminals 102 a are properly connected to the driving circuit, such as the scanningcircuit driving circuits 104 or the data line drivingcircuit 101 a, via thelead wiring lines 103 a. In theliquid crystal device 100, thepixel electrodes 9 a are driven by signals inputted to the external connectingterminals 102 a from the outside, such that images are displayed. Here, the dataline driving circuit 101 a is connected to the plurality of external connectingterminals 102 a through thelead wiring lines 103 a at both ends of the extendingportion 201. - As shown in
FIG. 3 , in a liquid crystal device according to a comparative example of the present embodiment, external connectingterminals 102 and lead wiring lines 103 are disposed on the same plane so as not to overlap each other in plan view. In addition, the external connectingterminals 102 must be connected to theFPC 110, and thus asealant 150 does not overlap the external connectingterminals 102. Accordingly, the external connectingterminals 102 a need to be disposed away from thesealant 150 to some extent. As a result, an extendingportion 200 has a predetermined width L0 and has a space, such that a space for disposing the entire dataline driving circuit 101 is generated. - In contrast, in the
liquid crystal device 100 of the present embodiment, as described above, at least some of the plurality oflead wiring lines 103 a are disposed to overlap the external connectingterminals 102 a in plan view, so that a space can be saved. In particular, since the external connectingterminals 102 a are arranged along an outer edge of the extendingportion 201, the width L11 of the extendingportion 201 in the extending direction can be reduced further than the related art. - Further, in the
liquid crystal device 100 of the present embodiment, since the external connecting-terminals 102 a are arranged in a region between the sealing 151 a and 151 b, the external connectingmold materials terminals 102 a do not need to be provided distant from and the sealing 151 a and 151 b. In addition, inmold materials FIG. 1 , the positions of the external connectingterminals 102 a can be moved upward by disposing the upper half of the data line drivingcircuit 101 a in a region where thesealant 52 a is provided. As a result, the width L11 of the extendingportion 201 can be further reduced than the width L0 of the extendingportion 200 in the comparative example. - As such, the space can be saved in the
liquid crystal device 100 of the present embodiment, and thus an electronic apparatus, to which theliquid crystal device 100 is applied, can have a high degree of freedom in terms of design. Further, the number of liquid crystal devices which can be manufactured per one wafer can be increased, and considerable effects for reduction of manufacturing costs and enhancement of manufacturing efficiency are shown. That is, even though the reduced width of the extendingportion 201 in oneliquid crystal device 100 is small, several hundreds or thousands of regions, each corresponding to theTFT array substrate 10, are generally formed on the wafer and a large number of such wafers are manufactured. Therefore, it is very effective for manufacture. - Here, on the lower side of the
sealant 52 a or the lower side of thecounter substrate 20, the openings and the sealing mold materials 150 a and 150 b are disposed at the ends thereof and the external connectingterminals 102 a are arranged at a central portion thereof. Therefore, even when thelead wiring lines 103 a are divided into the left and right sides, the lengths of thelead wiring lines 103 a can be approximately equal one left and right sides, such that a failure, such as a signal delay between the left and right sides, does not occur. Further, the openings are disposed at the left and right ends, so that liquid crystal can be injected into the internal space efficiently and uniformly. - Configuration of Extending Portion
- Next, referring to FIGS. 4 to 7, a specified configuration of the extending
portion 201 in theliquid crystal device 100 will be described in detail.FIG. 4 shows main parts of the extending portion in the liquid crystal device according to the present embodiment on a magnified scale.FIG. 5 is a cross-sectional view taken along the line V-V ofFIG. 4 .FIG. 6 shows an equivalent circuit constituted by a pixel unit in an image display region of the liquid crystal device according to the present embodiment.FIG. 7 is a plan view showing the configuration of the pixel unit.FIGS. 8A and 8B are cross-sectional views showing the configuration of the pixel unit. Specifically,FIG. 8A is a cross-sectional view taken along the line VIIIA-VIIIA ofFIG. 7 , andFIG. 8B is a cross-sectional view taken along the line VIIIB-VIIIB ofFIG. 7 . InFIGS. 8A and 8B , the scale of each layer or each member has been adjusted in order to have a recognizable size. - In
FIG. 4 , the plurality of external connectingterminals 102 a are arranged in one direction, and the plurality oflead wiring lines 103 a extend in the direction in which the external connectingterminals 102 a are arranged and are connected to the external connectingterminals 102 a via contact holes 20 a. The plurality of contact holes 20 a are provided at the outer edges of the plurality of external connectingterminals 102 a. Alternatively, all or some of the contact holes 20 a may be provided at the inner edges of the plurality of external connectingterminals 102 a. - According to such a layout, the
lead wiring lines 103 a are connected to the external connectingterminals 102 a in a region distant from a region where thelead wiring lines 103 a extend, so that the external connectingterminals 102 a and otherlead wiring lines 103 a adjacent to thelead wiring lines 103 a to be originally connected to the external connectingterminals 102 a can be prevented from being electrically connected to each other due to an error in formation location of thecontact hole 20 a, for example. Therefore, theliquid crystal device 100 can be manufactured with high reliability. - In
FIG. 5 , the external connectingterminals 102 a and the lead wiring lines 103 are laminated with aninterlayer insulating film 43 interposed therebetween. Further, the contact holes 20 a are formed to pass through theinterlayer insulating film 43. Each of thelead wiring lines 103 a is connected to a desired external connecting terminal 102 a via thecontact hole 20 a but is electrically isolated from other external connectingterminals 102 a by means of theinterlayer insulating film 43, so that thelead wiring lines 103 a overlap the external connectingterminals 102 a in plan view. - Here, a
base insulating film 12 and 41, 42, 43, and 44 are laminated on theinterlayer insulating films TFT array substrate 10 in that order, and thelead wiring lines 103 a are provided on theinterlayer insulating film 43. Here, thelead wiring line 103 a and the external connecting terminal 102 a each has a two-layered structure made of analuminum layer 40A, a titanium nitride film 40TN, and an exposed surface D of each of the external connectingterminals 102 a (a hatched region of each of the external connectingterminals 102 a inFIG. 4 ) is exposed to the outside from an opening which is formed by partially removing theinterlayer insulating film 44 and the titanium nitride film 40TN. A laminated structure in theimage display region 10 a on theTFT array substrate 10 is constituted based on the above-described laminated structure. Next, the configuration of the laminated structure in theimage display region 10 a will be described below. - Configuration of Image Display Region
- In
FIG. 6 , a plurality ofscanning lines 11 a and a plurality ofdata lines 6 a are arranged to intersect each other in theimage display region 10 a, and pixel units, each being selected by one of the plurality ofscanning lines 11 a and one of the plurality ofdata lines 6 a, are formed between these lines. Each of the pixel units has aTFT 30, apixel electrode 9 a, and astorage capacitor 70. TheTFT 30 is provided to apply image signals S1, S2, . . . , and Sn supplied from thedata lines 6 a to the selected pixels. A gate of theTFT 30 is connected to thescanning line 11 a, a source thereof is connected to thedata line 6 a, and a drain thereof is connected to thepixel electrode 9 a. A liquid crystal capacitor is formed between thepixel electrode 9 a and acounter electrode 21 to be described below, and therespective pixel electrodes 9 a hold the input image signals S1, S2, . . . , and Sn for a predetermined period of time. That is, an opening region for each pixel unit is divided by each of thepixel electrodes 9 a. One electrode of thestorage capacitor 70 is connected to the drain of theTFT 30 in parallel with thepixel electrode 9 a, and the other electrode thereof is connected to a fixed-potentialcapacitor wiring line 400, such that the electric potential on the other electrode can be made constant. - The
liquid crystal device 100 uses a TFT active matrix driving method, for example. Specifically, in theliquid crystal device 100, scanning signals G1, G2, . . . , Gm are line-sequentially applied to therespective scanning lines 11 a from the scanning line driving circuit 104 (seeFIG. 1 ), and simultaneously the image signals S1, S2, . . . , and Sn supplied from the data line driving circuit 101 (seeFIG. 1 ) are applied through thedata lines 6 a to a selected row of horizontally-arrayed pixel units in which theTFTs 30 are turned on. As a result, the image signals are supplied to thepixel electrodes 9 a corresponding to the selected pixels. Since theTFT array substrate 10 is disposed to face thecounter substrate 20 with theliquid crystal layer 50 interposed therebetween (seeFIG. 2 ), the amount of transmitted light between the substrates is controlled for each pixel by applying an electric field to theliquid crystal layer 50 for each pixel unit in such a manner, such that gray-scale display of an image is performed. At this time, the image signal held in each pixel unit is prevented from leaking by means of thestorage capacitor 70. - In
FIGS. 7 and 8 , circuit elements of the above-described pixel unit are patterned to be formed on theTFT array substrate 10 as laminated conductive films. TheTFT array substrate 10 of the present embodiment is made of a quartz substrate and is disposed to face thecounter substrate 20 made of a glass substrate, a quartz substrate, or the like. Further, each of the circuit elements has a first layer including thescanning line 11 a, a second layer including thegate electrode 3 a, a third layer including the fixed-potential capacitor electrode of thestorage capacitor 70, a fourth layer including thedata line 6 a, a fifth layer including thecapacitor wiring line 400, and a sixth layer including thepixel electrode 9 a from the bottom. In addition, thebase insulating film 12 is provided between the first and second layers, the firstinterlayer insulating film 41 is provided between the second and third layers, the secondinterlayer insulating film 42 is provided between the third and fourth layers, the thirdinterlayer insulating film 43 is provided between the fourth and fifth layers, and the fourthinterlayer insulating film 44 is provided between the fifth and sixth layers, such that the above-described elements can be prevented from being short-circuited. - Configuration of First Layer—Scanning Line and the Like
- The first layer has the
scanning lines 11 a. Each of thescanning lines 11 a is patterned to have a main line part extending in an X direction ofFIG. 7 and a protruding part extending in a Y direction ofFIG. 7 in which thedata lines 6 a or thecapacitor wiring lines 400 extend. Thescanning line 11 a is made of, for example, conductive polysilicon. Alternatively, thescanning line 11 a may be made of a metal simplex of at least one high-melting-point metal selected from a group of titanium (Ti), chromium (Cr), tungsten (W), tantalum (Ta), molybdenum (Mo), and the like, an alloy thereof, metal silicide, polysilicide, or a laminate thereof. That is, thescanning line 11 a of the present embodiment covers a region between the openings as much as possible, thereby serving as a light-shielding film which shields theTFT 30 from the lower side. - Configuration of Second Layer—TFT and the Like
- The second layer has the
TFTs 30 andrelay electrodes 719. Each of theTFTs 30 has an LDD (Lightly Doped Drain) structure, for example, and includes agate electrode 3 a, asemiconductor layer 1 a, and agate insulating film 2 for electrically isolating thegate electrode 3 a from thesemiconductor layer 1 a. Thegate insulating film 2 is made of, for example, an HTO (High Temperature Oxide) or a thermally-oxidized silicon oxide. Thegate electrode 3 a is made of, for example, conductive polysilicon. Thesemiconductor layer 1 a is made of, for example, polysilicon, and has a lightly-dopedsource region 1 b, a lightly-dopeddrain region 1 c, a heavily-dopedsource region 1 d, and a heavily-dopeddrain region 1 e. In addition, on the second layer, therelay electrodes 719 are formed as the same film as that of thegate electrode 3 a. - The
gate electrode 3 a of theTFT 30 is electrically connected to thescanning line 11 a via acontact hole 12 cv formed in thebase insulating film 12. Thebase insulating film 12 is made of a silicon oxide film, such as an HTO film or an NSG (non-silicate glass) film, electrically isolates the first layer from the second layer, and is formed on the entire surface of theTFT array substrate 10 so as to prevent element characteristics of theTFT 30 from changing due to roughness or contamination caused by the abrasion of a substrate surface. - Configuration of Third Layer—Storage Capacitor and the Like
- The third layer has the
storage capacitors 70. Each of thestorage capacitors 70 is configured such that acapacitor electrode 300 and alower electrode 71 are disposed to face each other with adielectric film 75 interposed therebetween. Thecapacitor electrode 300 is electrically connected to thecapacitor wiring line 400 via contact holes 801 and 803 and arelay layer 6 a 1 for a capacitor wiring line. Thelower electrode 71 and the heavily-dopeddrain region 1 e are connected via acontact hole 83 formed in the firstinterlayer insulating film 41. Further, thelower electrode 71 and thepixel electrode 9 a relay the respective layers by means of contact holes 881, 882, and 804, therelay electrode 719, asecond relay electrode 6 a 2, and athird relay electrode 402, and are electrically connected via acontact hole 89. - The
capacitor electrode 300 has a single layer made of a metal simplex of at least one high-melting-point metal selected from a group of Ti, Cr, W, Ta, Mo, and the like, an alloy thereof, metal silicide, polysilicide, or a laminate. Preferably, thecapacitor electrode 300 is made of tungsten silicide, and has a function of blocking light incident on theTFT 30 from the top inFIG. 8 . Thelower electrode 71 is made of conductive polysilicon, for example. Thedielectric film 75 is made of, for example, a silicon oxide film, such as an HTO film or an LTO (Low Temperature Oxide) film, or a silicon nitride film, to have a relatively small thickness of approximately 5 to 200 nm. - Further, the first
interlayer insulating film 41 is made of, for example, NSG. Alternatively, the firstinterlayer insulating film 41 may be made of silicate glass, such as PSG (phosphorus silicate glass), BSG (boron silicate glass), BPSG (boron phosphorus silicate glass), a silicon nitride, a silicon oxide, or the like. - Configuration of Fourth Layer—Data Line and the Like
- The fourth layer has the
data lines 6 a, therelay layer 6 a 1 for a capacitor wiring line, and thesecond relay electrode 6 a 2. Each of thedata lines 6 a has a two-layered structure of an aluminum film and a titanium nitride film, and the surface thereof is covered with a silicon nitride film. Thedata line 6 a is electrically connected to the heavily-dopedsource region 1 d of theTFT 30 via acontact hole 81 passing through the first and second 41 and 42. In addition, on the fourth layer, theinterlayer insulating films relay layer 6 a 1 for a capacitor wiring line and thesecond relay electrode 6 a 2 are formed as the same film as that of thedata line 6 a. - Further, the second
interlayer insulating film 42 is made of, for example, NSG. Alternatively, the secondinterlayer insulating film 42 may be made of silicate glass, such as PSG, BSG, BPSG, or the like, a silicon nitride, a silicon oxide, or the like. - Configuration of Fifth Layer—Capacitor Wiring Line and the Like
- The fifth layer has the
capacitor wiring lines 400 and thethird relay electrode 402. Each of thecapacitor wiring lines 400 extends to reach the periphery of theimage display region 10 a, and is electrically connected to a constant voltage source, from which power is supplied to a peripheral driving circuit or a counter electrode potential is supplied to a counter substrate via the vertical connecting terminal, such that thecapacitor wiring line 400 has a constant potential. Further, thecapacitor wiring line 400 is electrically connected to therelay layer 6 a 1 for a capacitor wiring line via thecontact hole 803 formed in the thirdinterlayer insulating film 43. Thecapacitor wiring line 400 has a two-layered structure of, for example, an aluminum film and a titanium nitride film. - The
capacitor wiring line 400 has a lattice pattern extending in the X and Y directions, as shown inFIG. 7 . A part of thecapacitor wiring line 400 extending in the X direction is provided with a notch portion in order to ensure a region for forming thethird relay electrode 402. Further, thecapacitor wiring line 400 has a width larger than those of thelower data line 6 a, thescanning line 11 a, and theTFT 30, such that thecapacitor wiring line 400 can function as a light-shielding film and cover those circuit elements, thereby finally defining a non-opening region. In addition, on the fifth layer, thethird relay electrode 402 is formed as the same film as that of thedata line 6 a. - Below the fifth layer, the third
interlayer insulating film 43 is formed over the entire surface thereof. The thirdinterlayer insulating film 43 is made of, for example, silicate glass, such as NSG, PSG, BSG, BPSG, or the like, a silicon nitride, a silicon oxide, or the like. Further, the surface of the thirdinterlayer insulating film 43 may be planarized by a CMP (Chemical Mechanical Polishing) treatment or a planarizing film formed by an SOG (Spin On Glass) treatment. With the planarization, cracks caused by a step difference between wiring lines can be prevented. - Configuration of Sixth Layer—Pixel Electrode and the Like
- The fourth
interlayer insulating film 44 is formed on the entire surface of the fifth layer, and thepixel electrodes 9 a are formed thereon as the sixth layer. In the fourthinterlayer insulating film 44, acontact hole 89 is formed to electrically connect thepixel electrode 9 a and thethird relay electrode 402. The fourthinterlayer insulating film 43 is made of, for example, silicate glass, such as NSG, PSG, BSG, BPSG, or the like, a silicon nitride, a silicon oxide, or the like. Further, the surface of the fourthinterlayer insulating film 44 may be planarized by the CMP treatment or a planarizing film formed by the SOG treatment. With the planarization, cracks caused by a step difference between wiring lines can be prevented. - Each of the
pixel electrodes 9 a (indicated by a dottedline 9 a′ inFIG. 7 ) is disposed to approximately correspond to each of the pixel regions partitioned vertically and horizontally. Thepixel electrode 9 a is made of, for example, a transparent conductive film, such as ITO (Indium Tin Oxide). Further, analignment film 16 is formed on thepixel electrode 9 a. Until now, the configuration of the pixel unit on theTFT array substrate 10 has been described. - Further, with respect to the
counter substrate 20, thecounter electrode 21 is provided on the entire surface thereof facing theTFT array substrate 10, and analignment film 22 is formed thereon (below thecounter electrode 21 inFIG. 8 ). Thecounter electrode 21 is made of, for example, a transparent conductive film, such as ITO, in the same manner as thepixel electrode 9 a. Between thecounter substrate 20 and thecounter electrode 21, a light-shieldingfilm 23 for covering at least a region facing theTFT 30 is provided to prevent optical leakage current from being generated. - In the present embodiment, the extending
portion 201 is formed on the extension of such a laminated structure constituting theimage display region 10 a. That is, in the extendingportion 201, thelead wiring lines 103 a are formed in the fourth layer as the same film as that of thedata line 6 a, and the external connectingterminals 102 a are formed in the fifth layer as the same film as that of thecapacitor wiring line 400. For this reason, a laminated structure shown inFIG. 5 , in which thelead wiring lines 103 a and the external connectingterminals 102 a are laminated with the interlayer insulating film interposed therebetween, does not need to be provided separately from the laminated structure constituting theimage display region 10 a. Therefore, the structure on theTFT array substrate 10 can be simplified and relatively easily formed. - In addition, in the present embodiment, since both the fourth and fifth layers contain aluminum, the
data lines 6 a and thecapacitor wiring lines 400 have low resistance, and thelead wiring lines 103 a and the external connectingterminals 102 a have low resistance. Since the fourth and fifth layers are disposed above thestorage capacitor 70 or theTFT 30, which requires a heat treatment, aluminum having low thermal resistance can be used. Here, by providing thelead wiring lines 103 a and the external connectingterminals 102 a in the fourth and fifth layers of the laminated structure constituting theimage display region 10 a, the wiring lines can have low resistance and the exposed surface D of each of the external connectingterminals 102 a can be easily formed. - Modification
- Next, a liquid crystal device according to a modification of the first embodiment will be described with reference to
FIGS. 9 and 10 .FIG. 9 shows main parts of the extending portion in the liquid crystal device according to the modification of the first embodiment on a magnified scale.FIG. 10 is a cross-sectional view taken along the line X-X ofFIG. 9 . - Preferably, the lead wiring lines and the external connecting terminals according to the invention are arranged to partially overlap each other in plan view, and various modifications can be made, in addition to the arrangement of the first embodiment.
-
FIG. 9 shows an example of such modifications. InFIG. 9 , a plurality of external connectingterminals 102 b are arranged in one direction and are connected to external connectingterminals 103 b via contact holes 20 b. Each of the contact holes 20 b is provided in each of the regions where the plurality oflead wiring lines 103 b and the plurality of external connectingterminals 102 b intersect each other in plan view. - With such an arrangement, since the
lead wiring lines 103 a are connected to the external connectingterminals 102 a in the regions where thelead wiring lines 103 a extend, separate regions for forming contact holes do not need to be prepared, such that a space where the lead wiring lines and the external connecting terminals are arranged can be made smaller than that in the first embodiment (seeFIGS. 5 and 10 ). Therefore, in the modification, the width of the extending portion can be further reduced, so that the size of theTFT array substrate 10 can be further reduced. - Next, a liquid crystal device according to a second embodiment will be described with reference to FIGS. 11 to 13.
FIG. 11 shows the schematic configuration of the liquid crystal device according to the present embodiment,FIG. 12 shows main parts of an extending portion in the liquid crystal device according to the second embodiment on a magnified scale, andFIG. 13 is a cross-sectional view taken along the line XIII-XIII ofFIG. 12 . In addition, theliquid crystal device 100A has the same configuration as theliquid crystal device 100, except that the arrangement within the extending portion is different. Therefore, the same parts as those in theliquid crystal device 100 are denoted by the same reference numerals and the detailed descriptions thereof will be omitted. - In
FIG. 11 , in theliquid crystal device 100A, a dataline driving circuit 101 c and lead wiringlines 103 c are disposed to overlap a plurality of external connectingterminals 102 c, which are arranged along the outer edge of an extendingportion 202, in plan view. With the design of the layout of the extendingportion 202, the width L12 of the extendingportion 202 can be made narrow to thereby reduce the size of theTFT array substrate 10, such that the same effects as those in the first embodiment can be obtained. -
FIGS. 12 and 13 show that mode on a magnified scale. Thelead wiring lines 103 c are connected to the external connectingterminals 102 c via contact holes 20 c provided in regions where thelead wiring lines 103 c and the external connectingterminals 102 c intersect each other, in the same manner as that in the modification of the first embodiment. On the other hand, each of thelead wiring lines 103 c is connected to the data line drivingcircuit 101 c via thecontact hole 21 c provided in a region where each of thelead wiring lines 103 c extends. - Here, in a structure laminated on the
TFT array substrate 10, thelead wiring lines 103 c are provided in the fourth layer, the external connectingterminals 102 c are provided in the fifth layer, and the contact holes 20 c are provided to pass through theinterlayer insulating film 43. The data line drivingcircuit 101 c is provided in at least one (second and fourth layers in the range shown in the drawing) of the first to fifth layers, and the contact holes 20 c are provided to pass through the interlayer insulating 41 and 42.films - In the present embodiment, the external connecting
terminals 102 c and thelead wiring lines 103 c are formed as the same film as the conductive film for the data line drivingcircuit 101 c or a circuit unit in theimage display region 10 a or are formed as a part of the same film as the conductive film, so that the structure on theTFT array substrate 10 can be simplified and relatively easily formed. Other advantages and effects of the second embodiment are the same as those of the first embodiment, and the modification of the first embodiment can also be made in the present embodiment. - Further, though the external connecting
terminals 102 c and thelead wiring lines 103 c overlap each other in plan view and the external connectingterminals 102 c and the data line drivingcircuit 101 c overlap each other in plan view in the second embodiment, the width of the extending portion can be reduced in a layout in which only the data line driving circuit overlaps the external connecting terminals, as shown inFIG. 14 , and thus the effects of the invention can be obtained. - Electronic Apparatus
- Next, a case in which the above-described liquid crystal device is applied to an electronic apparatus will be described with reference to
FIG. 15 . Here, a projector which uses theliquid crystal device 100 as a light valve will be described as an example of the electronic apparatus according to the invention.FIG. 15 shows an example of a configuration of the projector. - In
FIG. 15 , aliquid crystal projector 1100 includes alamp unit 1102 having a white light source, such as a halogen lamp. Projection light emitted from thelamp unit 1102 is separated into light components of three primary colors of R (red), G (green), and B (blue) by threemirrors 1106 and twodichroic mirrors 1108, and the light components of three primary colors are incident on 100R, 100G, and 100B, serving as light valves, corresponding to the respective colors of R, G, and B. The configurations of each of theliquid crystal devices 100R, 100G, and 100B is the same as that of the above-described liquid crystal device, and three primary color signals supplied from an image signal processing circuit are modulated by theliquid crystal devices 100R, 100G, and 100B, respectively. The light components of three primary colors modulated by theliquid crystal devices 100R, 100G, and 100B are incident on aliquid crystal devices dichroic prism 1112 from three directions. Then, images, each having one of the light components for three primary colors, are synthesized, such that a color image is projected onto ascreen 1120 through aprojection lens 1114. - In addition, the electro-optical device according to the invention may be implemented as an organic EL device, an electrophoretic device, such as an electronic paper or the like, a display device using an electron emission element (Field Emission Display and Surface-Conduction Electron-Emitter Display), and the like, in addition to the above-described liquid crystal device.
- Further, the electro-optical device according to the invention can be applied to various electronic apparatuses, such as a television receiver, a viewfinder-type or monitor-direct-view-type video tape recorder, a car navigation device, a pager, an electronic organizer, an electronic calculator, a word processor, a workstation, a video phone, a POS terminal, a device having a touch panel, and the like, in addition to the above-described projector.
- It should be understood that the invention is not limited to the above-described embodiments and examples, but various modifications can be made within the scope without departing from the subject matter or spirit of the invention defined by the appended claims and the entire specification. Therefore, an electro-optical device and an electronic apparatus having such an electro-optical device that accompany such modifications still fall within the technical scope of the invention.
Claims (9)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004328982A JP4274108B2 (en) | 2004-11-12 | 2004-11-12 | Electro-optical device and electronic apparatus |
| JP2004-328982 | 2004-11-12 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20060102906A1 true US20060102906A1 (en) | 2006-05-18 |
| US7335913B2 US7335913B2 (en) | 2008-02-26 |
Family
ID=36385320
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/223,919 Expired - Lifetime US7335913B2 (en) | 2004-11-12 | 2005-09-13 | Electro-optical device and electronic apparatus |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7335913B2 (en) |
| JP (1) | JP4274108B2 (en) |
| KR (1) | KR100755228B1 (en) |
| CN (1) | CN100394263C (en) |
| TW (1) | TWI310540B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20130168147A1 (en) * | 2010-10-08 | 2013-07-04 | Yasuhiro Kohara | Electronic device |
| US20170176825A1 (en) * | 2015-06-16 | 2017-06-22 | Boe Technology Group Co., Ltd. | Array substrate, display panel and display device having the same, and method thereof |
| US11121164B2 (en) * | 2009-08-24 | 2021-09-14 | Sony Corporation | Semiconductor device and method for production of semiconductor device |
| DE102011084437B4 (en) | 2011-10-13 | 2026-01-22 | Osram Oled Gmbh | Light-emitting component and method for manufacturing a light-emitting component |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4834477B2 (en) * | 2006-07-07 | 2011-12-14 | 東芝モバイルディスプレイ株式会社 | Display device |
| TWI401588B (en) * | 2008-12-26 | 2013-07-11 | Higgstec Inc | Touch panel with parallel electrode pattern |
| US9472507B2 (en) * | 2013-06-17 | 2016-10-18 | Samsung Display Co., Ltd. | Array substrate and organic light-emitting display including the same |
| KR20150019904A (en) * | 2013-08-16 | 2015-02-25 | 삼성디스플레이 주식회사 | Flat panel display apparatus and manufacturing method thereof |
| JP2015230607A (en) * | 2014-06-05 | 2015-12-21 | 株式会社ジャパンディスプレイ | Display device |
| JP2016057616A (en) * | 2014-09-05 | 2016-04-21 | 株式会社半導体エネルギー研究所 | Display panel, input/output device, and data processor |
| CN110707100B (en) * | 2019-10-16 | 2021-12-31 | 友达光电(昆山)有限公司 | Display panel |
| US20250093705A1 (en) * | 2022-10-31 | 2025-03-20 | Chongqing Boe Optoelectronics Technology Co., Ltd. | Display substrate, display panel and display apparatus |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030122979A1 (en) * | 2001-11-26 | 2003-07-03 | Kabushiki Kaisha Toshiba | Liquid crystal display device and method of manufacturing the same |
| US20050105036A1 (en) * | 2003-11-14 | 2005-05-19 | Nec Lcd Technologies, Ltd. | Panel module for an LCD module |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH09113906A (en) | 1995-10-13 | 1997-05-02 | Sony Corp | Transmissive display |
| KR19990009398A (en) | 1997-07-09 | 1999-02-05 | 구자홍 | Structure of data application part of liquid crystal display |
| JP4034915B2 (en) * | 1999-09-22 | 2008-01-16 | 株式会社ルネサステクノロジ | Semiconductor chip and liquid crystal display device |
| JP2002189228A (en) * | 2000-09-29 | 2002-07-05 | Seiko Epson Corp | Electro-optical device, manufacturing method thereof, and projection display device |
| JP2002196699A (en) * | 2000-12-25 | 2002-07-12 | Toshiba Corp | Active matrix substrate and liquid crystal display |
| JP3702895B2 (en) * | 2001-04-16 | 2005-10-05 | セイコーエプソン株式会社 | Electro-optical device, manufacturing method thereof, and electronic apparatus |
| JP3736513B2 (en) * | 2001-10-04 | 2006-01-18 | セイコーエプソン株式会社 | ELECTRO-OPTICAL DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
| JP2003121875A (en) * | 2001-10-09 | 2003-04-23 | Seiko Epson Corp | Method for manufacturing element substrate device, method for manufacturing electro-optical device, and reticle |
| JP3767607B2 (en) * | 2003-05-02 | 2006-04-19 | セイコーエプソン株式会社 | Electro-optical device and electronic apparatus |
| JP3772888B2 (en) | 2003-05-02 | 2006-05-10 | セイコーエプソン株式会社 | Electro-optical device and electronic apparatus |
-
2004
- 2004-11-12 JP JP2004328982A patent/JP4274108B2/en not_active Expired - Lifetime
-
2005
- 2005-09-13 US US11/223,919 patent/US7335913B2/en not_active Expired - Lifetime
- 2005-10-06 TW TW094134983A patent/TWI310540B/en not_active IP Right Cessation
- 2005-10-27 KR KR1020050101933A patent/KR100755228B1/en not_active Expired - Lifetime
- 2005-11-11 CN CNB2005101152958A patent/CN100394263C/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030122979A1 (en) * | 2001-11-26 | 2003-07-03 | Kabushiki Kaisha Toshiba | Liquid crystal display device and method of manufacturing the same |
| US20050105036A1 (en) * | 2003-11-14 | 2005-05-19 | Nec Lcd Technologies, Ltd. | Panel module for an LCD module |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11121164B2 (en) * | 2009-08-24 | 2021-09-14 | Sony Corporation | Semiconductor device and method for production of semiconductor device |
| US20210366975A1 (en) * | 2009-08-24 | 2021-11-25 | Sony Group Corporation | Semiconductor device and method for production of semiconductor device |
| US11715752B2 (en) * | 2009-08-24 | 2023-08-01 | Sony Group Corporation | Semiconductor device and method for production of semiconductor device |
| US20130168147A1 (en) * | 2010-10-08 | 2013-07-04 | Yasuhiro Kohara | Electronic device |
| DE102011084437B4 (en) | 2011-10-13 | 2026-01-22 | Osram Oled Gmbh | Light-emitting component and method for manufacturing a light-emitting component |
| US20170176825A1 (en) * | 2015-06-16 | 2017-06-22 | Boe Technology Group Co., Ltd. | Array substrate, display panel and display device having the same, and method thereof |
| US9989824B2 (en) * | 2015-06-16 | 2018-06-05 | Boe Technology Group Co., Ltd. | Array substrate, display panel and display device having the same, and method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| US7335913B2 (en) | 2008-02-26 |
| KR100755228B1 (en) | 2007-09-04 |
| JP4274108B2 (en) | 2009-06-03 |
| CN1773334A (en) | 2006-05-17 |
| TW200627036A (en) | 2006-08-01 |
| TWI310540B (en) | 2009-06-01 |
| KR20060052276A (en) | 2006-05-19 |
| CN100394263C (en) | 2008-06-11 |
| JP2006139092A (en) | 2006-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100525859B1 (en) | Electro-opticalal device and electronic equipment | |
| KR20080077323A (en) | Electro-optical device and manufacturing method thereof, and electronic device | |
| JP2005222019A (en) | Electro-optical device, electronic apparatus, and method of manufacturing electro-optical device | |
| JP2008191618A (en) | Electro-optical device substrate, electro-optical device, and electronic apparatus | |
| CN100445851C (en) | Electro-optic devices and electronics | |
| US7969518B2 (en) | Electro-optical device, method of manufacturing the same, and electronic apparatus | |
| US7335913B2 (en) | Electro-optical device and electronic apparatus | |
| US7636134B2 (en) | Electro-optical device, method of manufacturing the same, and electronic apparatus | |
| US20060215068A1 (en) | Electro-optic device, method for manufacturing the same, and electronic apparatus | |
| JP2008225034A (en) | Electro-optical device and electronic apparatus | |
| US7339189B2 (en) | Substrate for semiconductor device, method of manufacturing substrate for semiconductor device, substrate for electro-optical device, electro-optical device, and electronic apparatus | |
| US20070058100A1 (en) | Electro-optical device and manufacturing method thereof, electronic apparatus, and capacitor | |
| US20060286698A1 (en) | Electro-optical device, method of manufacturing the same, and electronic apparatus | |
| JP4882662B2 (en) | Electro-optical device and electronic apparatus | |
| JP4214741B2 (en) | Electro-optical device and electronic apparatus | |
| JP4475238B2 (en) | ELECTRO-OPTICAL DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE | |
| JP2008191518A (en) | Electro-optical device substrate, electro-optical device, and electronic apparatus | |
| US20100188591A1 (en) | Electro-optical device and electronic apparatus | |
| US7605024B2 (en) | Electro-optic device, method for manufacturing the same, and electronic apparatus | |
| US7667681B2 (en) | Electro-optical device having exterior circuit connection terminal | |
| JP5195455B2 (en) | ELECTRO-OPTICAL DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE | |
| JP4000827B2 (en) | ELECTRO-OPTICAL DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE | |
| JP2007057847A (en) | Electro-optical device, manufacturing method thereof, electronic apparatus, and connection structure | |
| JP2008276256A (en) | Electro-optical device and electronic apparatus | |
| JP2010107550A (en) | Electro-optical device, method for manufacturing electro-optical device and electronic device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: SEIKO EPSON CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MURADE, MASAO;REEL/FRAME:016986/0842 Effective date: 20050829 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
| AS | Assignment |
Owner name: 138 EAST LCD ADVANCEMENTS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO EPSON CORPORATION;REEL/FRAME:050197/0212 Effective date: 20190725 |
|
| IPR | Aia trial proceeding filed before the patent and appeal board: inter partes review |
Free format text: TRIAL NO: IPR2023-00476 Opponent name: HKC CORP. LTD., CHONGQING HKC OPTOELECTRONICS TECHNOLOGY CO., LTD., AND HKC OVERSEAS LTD. Effective date: 20230203 |