US20060061366A1 - System and method for decreasing esd damage during component level long term testing - Google Patents
System and method for decreasing esd damage during component level long term testing Download PDFInfo
- Publication number
- US20060061366A1 US20060061366A1 US10/949,998 US94999804A US2006061366A1 US 20060061366 A1 US20060061366 A1 US 20060061366A1 US 94999804 A US94999804 A US 94999804A US 2006061366 A1 US2006061366 A1 US 2006061366A1
- Authority
- US
- United States
- Prior art keywords
- testing
- components
- assemblies
- protection circuit
- long
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 89
- 230000007774 longterm Effects 0.000 title claims abstract description 37
- 238000000034 method Methods 0.000 title claims abstract description 17
- 230000003247 decreasing effect Effects 0.000 title 1
- 230000000712 assembly Effects 0.000 claims abstract description 36
- 238000000429 assembly Methods 0.000 claims abstract description 36
- 238000009662 stress testing Methods 0.000 claims abstract description 19
- 238000011990 functional testing Methods 0.000 claims abstract description 4
- 239000000523 sample Substances 0.000 claims description 18
- 239000003990 capacitor Substances 0.000 claims description 9
- 238000011156 evaluation Methods 0.000 claims description 3
- 238000005259 measurement Methods 0.000 description 9
- 238000004519 manufacturing process Methods 0.000 description 7
- 230000003068 static effect Effects 0.000 description 7
- 230000008901 benefit Effects 0.000 description 5
- 230000007246 mechanism Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 229910052724 xenon Inorganic materials 0.000 description 2
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000003203 everyday effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N27/00—Investigating or analysing materials by the use of electric, electrochemical, or magnetic means
- G01N27/60—Investigating or analysing materials by the use of electric, electrochemical, or magnetic means by investigating electrostatic variables, e.g. electrographic flaw testing
Definitions
- the present invention relates generally to long-term testing of components and more particularly to protecting components trom Electrostatic discharge (ESD) during long-term testing.
- ESD Electrostatic discharge
- ESD electrostatic discharge
- EMI electromagnetic interference
- ESD can occur when sparks or electrical discharge jump from electrically charged objects to an approaching conductive object.
- ESD can be generated in many ways, such as by friction between surfaces of moving or rotating objects.
- assemblers or production personnel who shuffle their feet while walking across rugs may generate a static charge that can damage components.
- the use of grounding straps has therefore been common for assemblers in the electronics industry.
- Disk drive heads are often damaged due to ESD during a long term thermal or other reliability testing. The test may run as long as 1000 hours and it is difficult to keep the heads from any source of ESD for such long time.
- Possible solutions that have been proposed to protect the heads include the use of back-to-back diodes, and capacitors in parallel. Unfortunately, diodes provide protection only up to 700 mV but disk heads generally are destroyed if 700 mV is applied in 1 nS or longer time constant. Higher values of capacitance provide higher-level protection under fast transitions in the nanosecond range, but a higher value of capacitance also slows down the speed for Quasi-Static measurements in which uniformed fields are applied to each head/device for magnetic performance evaluations. In addition, capacitors offer essentially no protection from slow transients.
- a preferred embodiment of the present invention is a system and method for minimizing damage from electrostatic discharge (ESD) during long-term testing of electronic components and assemblies.
- the method includes conducting a stress-test, during which a protection circuit is engaged, which shields said components and assemblies from ESD. Then at least one functional test is conducted during said stress-test, at which time the protection circuit is disengaged.
- the system includes a testing circuit for providing current to the components and assemblies during the long-term testing which includes at least one stress-testing phase and at least one functional testing phase. Also included is at least one protection circuit for protecting the components and assemblies during said stress-testing phase of said long-term testing. A switch is included for disengaging the protection circuit from the components and assemblies during said functional testing phase of said long-term testing.
- FIG. 1 is a schematic diagram of a system for testing electronic components with a circuit for protection from ESD damage
- FIG. 2 is an isometric detail view of a probe card as used in a system for testing an array of electronic components, the probe being in a downward position to engage the components;
- FIG. 3 is an isometric detail view of a probe card as used in a system for testing an array of electronic components, the probe being in a upward position to disengage the components;
- FIG. 4 is a side detail view of a probe card as used in a system for testing an array of electronic components, the probe being in a downward position to engage the components;
- FIG. 5 is a side detail view of an actuator connected to a number of mechanical switches to engage and disengage from a number of protection circuits.
- ESD can occur when sparks or electrical discharge jumps from electrically charged objects to an approaching conductive object.
- ESD can be generated in many ways, such as by friction between surfaces of moving or rotating objects.
- assemblers or production personnel who shuffle their feet while walking across rugs may generate a static charge that can damage components.
- the use of grounding straps has therefore been common for assemblers in the electronics industry.
- stress tests are designed to apply electrical and temperature stress to each component or assembly of components.
- Functional testing is used to evaluate performance of the component or assembly at the end of each cycle of stress testing. For ease of reference, this type of testing utilizing stress testing and functional testing will be referred to as “two-stage testing”.
- the system and method disclosed here may be particularly utilized for the testing of magnetic read heads of hard disk drives, and the discussion below will use this application as an example for discussion. However, it should be understood that this same system and method can be used for a number of other applications and components, and the example of magnetic read heads should not be taken as a limitation on the use of the present method and system. It is to be understood that one skilled in the art would find the present system and method to be applicable to nearly any component or system of components in which two-stage long-term testing is used.
- Disk drive heads are often damaged due to ESD during a long term thermal or other reliability testing. The test may run as long as 1000 hours and it is difficult to keep the heads from any source of ESD for such long time.
- Possible solutions that have been proposed to protect the heads include the use of back-to-back diodes, and capacitors in parallel. Unfortunately, diodes provide protection only up to 700 mV but disk heads generally are damaged if 700 mV is applied in 1 nS or longer time constant. Higher values of capacitance provide higher-level protection under fast transitions in the nanosecond range, but a higher value of capacitance also slows down the speed for Quasi-Static measurements in which uniformed fields are applied to each head/device for magnetic performance evaluations. In addition, capacitors offer essentially no protection from slow transients.
- the present invention takes another approach which provides ESD protection without sacrificing measurement efficiency.
- the present invention uses a two-part methodology: (1) Read heads are shunted during long-term stress measurements and (2) The shunting circuit is disconnected during Quasi-Static measurements.
- a protection circuit (controlled by computer automation) is connected, which is generally a shunting circuit in parallel with the read heads for ESD protection. With the shunting circuit in place, the bias voltage or current through the read head is identical to that without the shunting circuit.
- the shunting circuit is disconnected from the read heads every time Quasi Static Measurement is performed.
- a system 8 including a testing circuit 6 and a detailed protection circuit 10 is shown in FIG. 1 for testing electronic components 12 . It is to be understood that these components can be of many types and varieties, but for the purposes of this discussion, it will be assumed that they are disk drive sliders 2 .
- a current source 4 in the testing circuit 6 applies current to the components 12 and the protection circuit 10 is connected during the stress testing cycle to protect the components from ESD damage and is then disconnected from the components 12 during Quasi Static Measurement testing.
- the protection circuit 10 includes a switch 14 for connecting to and disconnecting from the sliders 2 , a resistor 16 that is about 10 ohm for 5 ⁇ protection, back-to-back diodes 18 , 20 , in which the preferred clamping voltage around 400 mV or for SiGe diodes, the lowest voltage is approximately 500 mV, and capacitor 22 with a preferred value of about 1 nF. It is important that preferably a mechanical switch 24 is used in the protection circuit 10 because electromagnetic relay switches often introduce electrical transients into the electronic components 12 and cause damage. For this reason, it is preferred that a mechanical switch 24 operated by external actuator 26 is used.
- FIGS. 2-4 show an embodiment in which a probe card 30 is used as part of the testing circuit 6 with an array of electronic components 12 , where again, sliders 2 are used as examples.
- Sliders 2 are configured with electrical connection sites, known as reader pads 32 to which probes 34 from the probe card 30 can be placed in contact during the Quasi-Static Measurement phase.
- the probe card 30 preferably moves up and down in order to make contact or break contact between the probes 34 and the reader pads 32 , as shown by FIG. 3 .
- the probe 30 is initially up and the protection circuit (see FIG. 1 ) is activated for the stress-testing phase.
- the protection circuit 10 is switched off, the probe card 30 descends so that the probes 34 make contact with the reader pads 32 , and the Quasi Static Measurement phase begins.
- the probe card 30 moves up, breaking contact with the sliders 2 and the protection circuit 10 is switched on again, if another stress testing cycle is desired.
- FIG. 5 An embodiment of the actuator 26 is shown in more detail in FIG. 5 .
- this actuator 40 is activated electrically, magnetically or pneumatically to activate or deactivate a number of switches 24 to a number of protection circuits 10 in a number of component arrays (not shown).
- the actuator 40 is preferably a solenoid 42 attached to a nonconductive rod 44 which is then attached to each mechanical switch 24 such that they are “ganged together”. Since minimizing ESD is a major concern, the actuator 40 preferably includes an electromagnetic interference (EMI) shield 46 which prevents EMI emission when the actuator 40 is turned on or off. The non-conductive rod 44 further insures against production of ESD.
- EMI electromagnetic interference
Landscapes
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Analytical Chemistry (AREA)
- Biochemistry (AREA)
- General Health & Medical Sciences (AREA)
- General Physics & Mathematics (AREA)
- Immunology (AREA)
- Pathology (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to long-term testing of components and more particularly to protecting components trom Electrostatic discharge (ESD) during long-term testing.
- 2. Description of the Prior Art
- Long-term testing has become more and more important as competition in the electronics field becomes ever more intense. A company's reputation for reliability is a major factor in many customers' purchasing decision. Reliability, in turn, comes largely from improved procedures based on data gathered during long-term testing of components. During these long-term tests, manufacturers can gather important information on modes of failure, and specific component performance, which can provide valuable feedback to improve devices and components.
- Unfortunately, long-term testing can expose components to damage from electrostatic discharge (ESD, here ESD is inclusive of discharge events resulting from electromagnetic interference (EMI), for example), that is generated in amounts not possible during realistic everyday operation by the consumer. In order to avoid damaging components during testing, it is important to protect components from ESD.
- ESD can occur when sparks or electrical discharge jump from electrically charged objects to an approaching conductive object. ESD can be generated in many ways, such as by friction between surfaces of moving or rotating objects. In particular, it has been well known that assemblers or production personnel who shuffle their feet while walking across rugs may generate a static charge that can damage components. The use of grounding straps has therefore been common for assemblers in the electronics industry.
- Production machinery itself may produce static charge. The present inventor has found that even so common an act as the switching on of a Xenon lamp in the testing facility has produced ESD which lead to puzzling failures before the source of damage was discovered.
- Disk drive heads are often damaged due to ESD during a long term thermal or other reliability testing. The test may run as long as 1000 hours and it is difficult to keep the heads from any source of ESD for such long time. Possible solutions that have been proposed to protect the heads include the use of back-to-back diodes, and capacitors in parallel. Unfortunately, diodes provide protection only up to 700 mV but disk heads generally are destroyed if 700 mV is applied in 1 nS or longer time constant. Higher values of capacitance provide higher-level protection under fast transitions in the nanosecond range, but a higher value of capacitance also slows down the speed for Quasi-Static measurements in which uniformed fields are applied to each head/device for magnetic performance evaluations. In addition, capacitors offer essentially no protection from slow transients.
- Thus there is a need for a system for long term testing of electronic components and devices which allows for production of realistic performance data without exposing components and devices to damage from ESD.
- A preferred embodiment of the present invention is a system and method for minimizing damage from electrostatic discharge (ESD) during long-term testing of electronic components and assemblies. The method includes conducting a stress-test, during which a protection circuit is engaged, which shields said components and assemblies from ESD. Then at least one functional test is conducted during said stress-test, at which time the protection circuit is disengaged.
- Also disclosed is a system for conducting long-term testing of electronic components and assemblies while providing protection from ESD. The system includes a testing circuit for providing current to the components and assemblies during the long-term testing which includes at least one stress-testing phase and at least one functional testing phase. Also included is at least one protection circuit for protecting the components and assemblies during said stress-testing phase of said long-term testing. A switch is included for disengaging the protection circuit from the components and assemblies during said functional testing phase of said long-term testing.
- It is an advantage of the present invention that electrical components and assemblies can be given long-term testing without producing excessive failures which produce unnecessarily low production reliability projection.
- It is another advantage of the present invention that higher quality, more durable products can be produced.
- It is yet another advantage of the present invention that electronic components and assemblies can be protected from ESD, yet still give accurate and reliable testing results during functional testing.
- It is still another advantage of the present invention that improved two-stage testing may be practiced without subjecting components and assemblies to unrealistic levels of ESD.
- These and other features and advantages of the present invention will no doubt become apparent to those skilled in the art upon reading the following detailed description which makes reference to the several figures of the drawing.
- The following drawings are not made to scale as an actual device, and are provided for illustration of the invention described herein.
-
FIG. 1 is a schematic diagram of a system for testing electronic components with a circuit for protection from ESD damage; -
FIG. 2 is an isometric detail view of a probe card as used in a system for testing an array of electronic components, the probe being in a downward position to engage the components; -
FIG. 3 is an isometric detail view of a probe card as used in a system for testing an array of electronic components, the probe being in a upward position to disengage the components; -
FIG. 4 is a side detail view of a probe card as used in a system for testing an array of electronic components, the probe being in a downward position to engage the components; and -
FIG. 5 is a side detail view of an actuator connected to a number of mechanical switches to engage and disengage from a number of protection circuits. - As discussed above, ESD can occur when sparks or electrical discharge jumps from electrically charged objects to an approaching conductive object. ESD can be generated in many ways, such as by friction between surfaces of moving or rotating objects. In particular, it has been well known that assemblers or production personnel who shuffle their feet while walking across rugs may generate a static charge that can damage components. The use of grounding straps has therefore been common for assemblers in the electronics industry.
- Production machinery itself may produce static charge. The present inventor has found that even so common an act as the switching on of a Xenon lamp in the testing facility has produced ESD which lead to puzzling failures before the source of damage was discovered.
- As commonly practiced in the industry currently, long-term testing is performed in two stages, namely stress tests, and functional tests. Stress tests are designed to apply electrical and temperature stress to each component or assembly of components. Functional testing is used to evaluate performance of the component or assembly at the end of each cycle of stress testing. For ease of reference, this type of testing utilizing stress testing and functional testing will be referred to as “two-stage testing”.
- The system and method disclosed here may be particularly utilized for the testing of magnetic read heads of hard disk drives, and the discussion below will use this application as an example for discussion. However, it should be understood that this same system and method can be used for a number of other applications and components, and the example of magnetic read heads should not be taken as a limitation on the use of the present method and system. It is to be understood that one skilled in the art would find the present system and method to be applicable to nearly any component or system of components in which two-stage long-term testing is used.
- Disk drive heads are often damaged due to ESD during a long term thermal or other reliability testing. The test may run as long as 1000 hours and it is difficult to keep the heads from any source of ESD for such long time. Possible solutions that have been proposed to protect the heads include the use of back-to-back diodes, and capacitors in parallel. Unfortunately, diodes provide protection only up to 700 mV but disk heads generally are damaged if 700 mV is applied in 1 nS or longer time constant. Higher values of capacitance provide higher-level protection under fast transitions in the nanosecond range, but a higher value of capacitance also slows down the speed for Quasi-Static measurements in which uniformed fields are applied to each head/device for magnetic performance evaluations. In addition, capacitors offer essentially no protection from slow transients.
- The present invention takes another approach which provides ESD protection without sacrificing measurement efficiency. Generally, the present invention uses a two-part methodology: (1) Read heads are shunted during long-term stress measurements and (2) The shunting circuit is disconnected during Quasi-Static measurements.
- During the first phase, which involves stress-testing, a bias current is applied to each individual head. A protection circuit (controlled by computer automation) is connected, which is generally a shunting circuit in parallel with the read heads for ESD protection. With the shunting circuit in place, the bias voltage or current through the read head is identical to that without the shunting circuit.
- During the second phase, the shunting circuit is disconnected from the read heads every time Quasi Static Measurement is performed.
- A
system 8 including atesting circuit 6 and adetailed protection circuit 10 is shown inFIG. 1 for testing electronic components 12. It is to be understood that these components can be of many types and varieties, but for the purposes of this discussion, it will be assumed that they are disk drive sliders 2. Acurrent source 4 in thetesting circuit 6 applies current to the components 12 and theprotection circuit 10 is connected during the stress testing cycle to protect the components from ESD damage and is then disconnected from the components 12 during Quasi Static Measurement testing. Theprotection circuit 10 includes a switch 14 for connecting to and disconnecting from the sliders 2, aresistor 16 that is about 10 ohm for 5× protection, back-to- 18, 20, in which the preferred clamping voltage around 400 mV or for SiGe diodes, the lowest voltage is approximately 500 mV, andback diodes capacitor 22 with a preferred value of about 1 nF. It is important that preferably amechanical switch 24 is used in theprotection circuit 10 because electromagnetic relay switches often introduce electrical transients into the electronic components 12 and cause damage. For this reason, it is preferred that amechanical switch 24 operated byexternal actuator 26 is used. - Many variations of this shunting circuit and the activation switch mechanism are possible.
FIGS. 2-4 show an embodiment in which aprobe card 30 is used as part of thetesting circuit 6 with an array of electronic components 12, where again, sliders 2 are used as examples. Sliders 2 are configured with electrical connection sites, known asreader pads 32 to which probes 34 from theprobe card 30 can be placed in contact during the Quasi-Static Measurement phase. Theprobe card 30 preferably moves up and down in order to make contact or break contact between theprobes 34 and thereader pads 32, as shown byFIG. 3 . When the sliders 2 are loaded into a testing array, theprobe 30 is initially up and the protection circuit (seeFIG. 1 ) is activated for the stress-testing phase. - Then, at desired intervals, the
protection circuit 10 is switched off, theprobe card 30 descends so that theprobes 34 make contact with thereader pads 32, and the Quasi Static Measurement phase begins. When it is complete, theprobe card 30 moves up, breaking contact with the sliders 2 and theprotection circuit 10 is switched on again, if another stress testing cycle is desired. - An embodiment of the
actuator 26 is shown in more detail inFIG. 5 . Although this mechanism is subject to much variation, this actuator 40 is activated electrically, magnetically or pneumatically to activate or deactivate a number ofswitches 24 to a number ofprotection circuits 10 in a number of component arrays (not shown). Although not limited to this configuration, the actuator 40 is preferably asolenoid 42 attached to anonconductive rod 44 which is then attached to eachmechanical switch 24 such that they are “ganged together”. Since minimizing ESD is a major concern, the actuator 40 preferably includes an electromagnetic interference (EMI)shield 46 which prevents EMI emission when the actuator 40 is turned on or off. Thenon-conductive rod 44 further insures against production of ESD. - While the present invention has been shown and described with regard to certain preferred embodiments, it is to be understood that modifications in form and detail will no doubt be developed by those skilled in the art upon reviewing this disclosure. It is therefore intended that the following claims cover all such alterations and modifications that nevertheless include the true spirit and scope of the inventive features of the present invention.
Claims (23)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/949,998 US7005858B1 (en) | 2004-09-23 | 2004-09-23 | System and method for decreasing ESD damage during component level long term testing |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/949,998 US7005858B1 (en) | 2004-09-23 | 2004-09-23 | System and method for decreasing ESD damage during component level long term testing |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US7005858B1 US7005858B1 (en) | 2006-02-28 |
| US20060061366A1 true US20060061366A1 (en) | 2006-03-23 |
Family
ID=35922758
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10/949,998 Expired - Fee Related US7005858B1 (en) | 2004-09-23 | 2004-09-23 | System and method for decreasing ESD damage during component level long term testing |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US7005858B1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7868620B2 (en) * | 2007-08-29 | 2011-01-11 | Seagate Technology Llc | Data integrity management responsive to an electrostatic event |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4823088A (en) * | 1986-05-09 | 1989-04-18 | Oki Electric Industry Co., Ltd. | Method of and apparatus for testing semiconductor device for electrostatic discharge damage |
| US5132612A (en) * | 1991-03-14 | 1992-07-21 | The United States Of America As Represented By The Secretary Of The Air Force | Apparatus for electrostatic discharge (ESD) stress/testing |
| US5465186A (en) * | 1994-01-26 | 1995-11-07 | International Business Machines Corporation | Shorted magnetoresistive head leads for electrical overstress and electrostatic discharge protection during manufacture of a magnetic storage system |
| US6373660B1 (en) * | 2000-03-14 | 2002-04-16 | Read-Rite Corporation | Method and system for providing a permanent shunt for a head gimbal assembly |
| US6377411B1 (en) * | 1998-12-25 | 2002-04-23 | Kabushiki Kaisha Toshiba | Head IC, head amplifier circuit, head suspension assembly, and magnetic disk drive for avoiding electrostatic breakdown of magnetic head |
| US6442009B1 (en) * | 1999-06-29 | 2002-08-27 | Kabushiki Kaisha Toshiba | Semiconductor device having protective and test circuits |
| US6538857B1 (en) * | 2000-09-14 | 2003-03-25 | International Business Machines Corporation | Read head with N-cycle switch for electrostatic discharge (ESD) protection |
| US6556409B1 (en) * | 2000-08-31 | 2003-04-29 | Agere Systems Inc. | Integrated circuit including ESD circuits for a multi-chip module and a method therefor |
| US6574078B1 (en) * | 2000-06-23 | 2003-06-03 | International Business Machines Corporation | Method and apparatus for providing electrostatic discharge protection of a magnetic head using a mechanical switch and an electrostatic discharge device network |
| US20030235019A1 (en) * | 2002-06-19 | 2003-12-25 | Ming-Dou Ker | Electrostatic discharge protection scheme for flip-chip packaged integrated circuits |
-
2004
- 2004-09-23 US US10/949,998 patent/US7005858B1/en not_active Expired - Fee Related
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4823088A (en) * | 1986-05-09 | 1989-04-18 | Oki Electric Industry Co., Ltd. | Method of and apparatus for testing semiconductor device for electrostatic discharge damage |
| US5132612A (en) * | 1991-03-14 | 1992-07-21 | The United States Of America As Represented By The Secretary Of The Air Force | Apparatus for electrostatic discharge (ESD) stress/testing |
| US5465186A (en) * | 1994-01-26 | 1995-11-07 | International Business Machines Corporation | Shorted magnetoresistive head leads for electrical overstress and electrostatic discharge protection during manufacture of a magnetic storage system |
| US6377411B1 (en) * | 1998-12-25 | 2002-04-23 | Kabushiki Kaisha Toshiba | Head IC, head amplifier circuit, head suspension assembly, and magnetic disk drive for avoiding electrostatic breakdown of magnetic head |
| US6442009B1 (en) * | 1999-06-29 | 2002-08-27 | Kabushiki Kaisha Toshiba | Semiconductor device having protective and test circuits |
| US6373660B1 (en) * | 2000-03-14 | 2002-04-16 | Read-Rite Corporation | Method and system for providing a permanent shunt for a head gimbal assembly |
| US6574078B1 (en) * | 2000-06-23 | 2003-06-03 | International Business Machines Corporation | Method and apparatus for providing electrostatic discharge protection of a magnetic head using a mechanical switch and an electrostatic discharge device network |
| US6556409B1 (en) * | 2000-08-31 | 2003-04-29 | Agere Systems Inc. | Integrated circuit including ESD circuits for a multi-chip module and a method therefor |
| US6538857B1 (en) * | 2000-09-14 | 2003-03-25 | International Business Machines Corporation | Read head with N-cycle switch for electrostatic discharge (ESD) protection |
| US20030235019A1 (en) * | 2002-06-19 | 2003-12-25 | Ming-Dou Ker | Electrostatic discharge protection scheme for flip-chip packaged integrated circuits |
Also Published As
| Publication number | Publication date |
|---|---|
| US7005858B1 (en) | 2006-02-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI519795B (en) | System and method of protecting probes by using an intelligent current sensing switch | |
| US20070063721A1 (en) | Apparatus And Method Of Testing Singulated Dies | |
| US5774291A (en) | Voltage measurement circuit for a magnetoresistive head installed in a disk enclosure | |
| US5659245A (en) | ESD bypass and EMI shielding trace design in burn-in board | |
| US8937794B2 (en) | Sort probe over current protection mechanism | |
| US20130249566A1 (en) | Kelvin Sense Probe Calibration | |
| JP6339834B2 (en) | Board inspection equipment | |
| US7005858B1 (en) | System and method for decreasing ESD damage during component level long term testing | |
| US20250110163A1 (en) | Transient Scanning Data Visualization Systems and Methods | |
| US9018965B2 (en) | Method and system to verify the reliability of electronic devices | |
| US7617427B2 (en) | Method and apparatus for detecting defects in integrated circuit die from stimulation of statistical outlier signatures | |
| US20050184741A1 (en) | Multi-function probe card | |
| US7268571B1 (en) | Method for validating and monitoring automatic test equipment contactor | |
| US6487058B1 (en) | ESD shunt | |
| US20080315892A1 (en) | Methods and apparatus using one or more supernodes when testing for shorts between nodes of a circuit assembly | |
| CN118688517A (en) | Sensitive source positioning device and sensitive source positioning system | |
| Schump | Predict motor failure with insulation testing | |
| KR102185209B1 (en) | Operation state inspection device of battery controller | |
| Tamminen et al. | ESD and disturbance cases in electrostatic protected areas | |
| Kraz | Origins of EOS in manufacturing environment and its classification | |
| Conti et al. | Wafer level burn-in | |
| Plong-Ngooluam et al. | The Human Body Model and Charged Device Model Sensitivity Test of Embedded Contact Sensor | |
| Lam et al. | ESD damage and solutions in tape head manufacturing | |
| Pimpakun et al. | Charged Board Event Simulation for Validating ESD Control Program of Hard Disk Drive Assembly Processes | |
| Stadler | CDM Related ESD Process Assessment Reinhold Gaertner, Infineon Technologies |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: HITACHI GLOBAL STORAGE TECHNOLOGIES NETHERLANDS B. Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LUO, JIH-SHIUAN;REEL/FRAME:015834/0653 Effective date: 20040920 |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| REMI | Maintenance fee reminder mailed | ||
| LAPS | Lapse for failure to pay maintenance fees | ||
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100228 |