US20040177241A1 - Booting method that detects memory modes - Google Patents
Booting method that detects memory modes Download PDFInfo
- Publication number
- US20040177241A1 US20040177241A1 US10/377,691 US37769103A US2004177241A1 US 20040177241 A1 US20040177241 A1 US 20040177241A1 US 37769103 A US37769103 A US 37769103A US 2004177241 A1 US2004177241 A1 US 2004177241A1
- Authority
- US
- United States
- Prior art keywords
- memory
- installation data
- bios
- memory unit
- booting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers
Definitions
- the invention relates to a booting method that detects memory modes and, in particular, to a method of detecting different types of memory at the same time as the BIOS performs the booting procedure.
- memory can be categorized into two types: the random access memory (RAM) and the read only memory (ROM).
- RAM random access memory
- ROM read only memory
- the system can only passively read data in the latter but can arbitrarily read and write data in the former.
- the RAM has to be supplied with a constant electrical power in order to keep the data. Once the power is discontinued, the data stored therein also disappear.
- FPDRAM fast page mode dynamical RAM
- EDO extended data out
- SDRAM synchronous DRAM
- DDR double data rate SDRAM.
- the slots on the main board also have different types, such as the single in-line memory module (SIMM) and the dual in-line memory module (DIMM).
- the reading methods have different restrictions.
- the basic input/output system (BIOS) takes charge of the initialization of various peripheral devices of the computer so that the operating system (OS) can control and monitor all the devices.
- the memory setting is usually such that only memory of the same type is allowed. In other words, when two or an even multiple sets of memory are used, they have to be of the same type. As a result, it is inconvenient and expensive when one wants to replace the computer internal memory to another type.
- the invention provides a booting method that detects memory modes.
- a primary objective is to enable the BIOS to dynamically detect memory modes and to initialize them, thereby completing the booting procedure. There is no restriction of using the same mode of memory or no need to manually set jumps on the main board.
- the disclosed method include the steps of: starting the BIOS; using a chipset (such as the south bridge chipset) on the main board to communicate with peripheral device (such as hard disk drives and extended cards); using the north bridge chipset to set and communicate with the central processing unit (CPU) and the accelerated graphic port (AGP); completing the BIOS booting procedure and entering the operating system (OS).
- a chipset such as the south bridge chipset
- peripheral device such as hard disk drives and extended cards
- AGP accelerated graphic port
- OS operating system
- the BIOS detects the memory modes and uses the detected information to update the data stored in the BIOS.
- the north bridge chipset sets the read/write (RW) mode of the memory.
- the disclosed method utilizes the BIOS to perform the procedure of extracting initialization information of memory, to determine data installation, and to set the reading mode. Therefore, the computer system can operate using different types of memory, increasing the values of memory. In addition, there is no need to manually set the jumps.
- FIG. 1 is a system structure of the disclosed booting method that detects memory modes
- FIG. 2 is a flowchart of the disclosed method
- FIG. 3 is a flowchart of the information extraction process according to the invention.
- a booting method that detects memory modes disclosed by the invention is used in a computer-based platform. Through the real-time memory mode detection, the BIOS is dynamically tuned to incorporate the detected information, thereby completing the booting procedure.
- FIG. 1 is explain the system structure of the invention.
- the system is mainly comprised of the following elements:
- a BIOS 100 It stores and provides booting information needed for every module.
- a south bridge chipset 320 It communicates with peripheral device connection modules 600 , such as all kinds of interface cards and peripheral devices (network cards, sound cards, hard disk drives, etc) and input control modules 500 , such as the basic external input devices (keyboard, mouse, etc).
- peripheral device connection modules 600 such as all kinds of interface cards and peripheral devices (network cards, sound cards, hard disk drives, etc)
- input control modules 500 such as the basic external input devices (keyboard, mouse, etc).
- a north bridge chipset 310 It sets and links to the AGP module 400 , and links and drives the memory module 200 .
- the memory module 200 contains a first memory unit 210 and a second memory unit 220 .
- the memory module 200 is used to temporarily store information transmitted from the peripheral devices and to rapidly provide information required by the CPU 300 .
- the disclosed method includes the steps of starting the BIOS 100 (step 101 ); extracting initial information of the memory module 200 (step 102 ); using the initial information to perform the BIOS settings (step 103 ); updating the data stored in the BIOS (step 104 ); executing the BIOS 100 and completing the initial settings (step 105 ); and entering the OS(Operation System) (step 106 ).
- the steps of extracting initial information can be explained in further detail using FIG. 3. It includes the steps of: initializing the memory module (step 201 ); reading installation data of the first memory unit and the second memory unit (step 202 ); performing detection of the first installation data and the second installation data (step 203 ), where the first installation data and the second installation data are numbers; setting the types of the installation data (step 204 ) to be single-sided or double-sided; and generating the reading mode (step 205 ) to be the interleave mode or the non-interleave mode; and setting the timing parameters of the first memory unit and the second memory unit (step 206 ).
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
A booting method that detects memory modes is applied to a computer-based platform. A dual insertion model is used to extract memory initial data. The system then performs a determination process for installation data and setting the reading mode. The installation data and reading mode are used to update the stored information in the BIOS, and then accomplish the booting procedure of the BIOS. This method enables the computer to operate using different types of memory.
Description
- 1. Field of Invention
- The invention relates to a booting method that detects memory modes and, in particular, to a method of detecting different types of memory at the same time as the BIOS performs the booting procedure.
- 2. Related Art
- With the advance in modern technology, the functions of computers bring us great convenience. As the prices of computer products get lower, they have been widely accepted by the public. In order to further enhance the functions, various components inside the computer have undergone different progresses. In particular, increasing the working frequency of memory has been a primary development direction in the computer industry. Along with the development, various kinds of specifications have been proposed.
- Basically, memory can be categorized into two types: the random access memory (RAM) and the read only memory (ROM). The difference between them is that the system can only passively read data in the latter but can arbitrarily read and write data in the former. However, the RAM has to be supplied with a constant electrical power in order to keep the data. Once the power is discontinued, the data stored therein also disappear. We observe many types of RAM on the market, including the fast page mode dynamical RAM (FPDRAM), the extended data out (EDO) DRAM, the synchronous DRAM (SDRAM), and double data rate (DDR) SDRAM. In accord with different types of memory, the slots on the main board also have different types, such as the single in-line memory module (SIMM) and the dual in-line memory module (DIMM).
- For different memory modes, the reading methods have different restrictions. In the conventional booting procedure, the basic input/output system (BIOS) takes charge of the initialization of various peripheral devices of the computer so that the operating system (OS) can control and monitor all the devices. In particular, the memory setting is usually such that only memory of the same type is allowed. In other words, when two or an even multiple sets of memory are used, they have to be of the same type. As a result, it is inconvenient and expensive when one wants to replace the computer internal memory to another type.
- To solve the above problem, the invention provides a booting method that detects memory modes. A primary objective is to enable the BIOS to dynamically detect memory modes and to initialize them, thereby completing the booting procedure. There is no restriction of using the same mode of memory or no need to manually set jumps on the main board.
- To achieve the above objective, the disclosed method include the steps of: starting the BIOS; using a chipset (such as the south bridge chipset) on the main board to communicate with peripheral device (such as hard disk drives and extended cards); using the north bridge chipset to set and communicate with the central processing unit (CPU) and the accelerated graphic port (AGP); completing the BIOS booting procedure and entering the operating system (OS). It should be noted that the BIOS detects the memory modes and uses the detected information to update the data stored in the BIOS. Finally, the north bridge chipset sets the read/write (RW) mode of the memory.
- The disclosed method utilizes the BIOS to perform the procedure of extracting initialization information of memory, to determine data installation, and to set the reading mode. Therefore, the computer system can operate using different types of memory, increasing the values of memory. In addition, there is no need to manually set the jumps.
- The invention will become more fully understood from the detailed description given hereinbelow illustration only, and thus are not limitative of the present invention, and wherein:
- FIG. 1 is a system structure of the disclosed booting method that detects memory modes;
- FIG. 2 is a flowchart of the disclosed method; and
- FIG. 3 is a flowchart of the information extraction process according to the invention.
- A booting method that detects memory modes disclosed by the invention is used in a computer-based platform. Through the real-time memory mode detection, the BIOS is dynamically tuned to incorporate the detected information, thereby completing the booting procedure. We use FIG. 1 is explain the system structure of the invention.
- The system is mainly comprised of the following elements:
- (1) A
BIOS 100. It stores and provides booting information needed for every module. - (2) A
south bridge chipset 320. It communicates with peripheraldevice connection modules 600, such as all kinds of interface cards and peripheral devices (network cards, sound cards, hard disk drives, etc) andinput control modules 500, such as the basic external input devices (keyboard, mouse, etc). - (3) A
north bridge chipset 310. It sets and links to theAGP module 400, and links and drives thememory module 200. Thememory module 200 contains afirst memory unit 210 and asecond memory unit 220. - (4) A
CPU 300. All modules send information to theCPU 300 for further data processing and operations. - It should be noted that the
memory module 200 is used to temporarily store information transmitted from the peripheral devices and to rapidly provide information required by theCPU 300. - With reference to FIG. 2, the disclosed method includes the steps of starting the BIOS 100 (step 101); extracting initial information of the memory module 200 (step 102); using the initial information to perform the BIOS settings (step 103); updating the data stored in the BIOS (step 104); executing the
BIOS 100 and completing the initial settings (step 105); and entering the OS(Operation System) (step 106). - The steps of extracting initial information can be explained in further detail using FIG. 3. It includes the steps of: initializing the memory module (step 201); reading installation data of the first memory unit and the second memory unit (step 202); performing detection of the first installation data and the second installation data (step 203), where the first installation data and the second installation data are numbers; setting the types of the installation data (step 204) to be single-sided or double-sided; and generating the reading mode (step 205) to be the interleave mode or the non-interleave mode; and setting the timing parameters of the first memory unit and the second memory unit (step 206).
- Certain variations would be apparent to those skilled in the art, which variations are considered within the spirit and scope of the claimed invention.
Claims (8)
1. A booting method that detects memory modes for dynamically tuning BIOS (basic input/output system) settings through real-time memory mode detection on a computer-based platform to complete the booting procedure, the method comprising steps of:
starting the BIOS;
performing an operation to extract initial information a memory module;
using the initial information to set the BIOS;
executing the BIOS; and
entering the OS (operating system).
2. The method of claim 1 , wherein the memory module further comprises a first memory unit and a second memory unit.
3. The method of claim 2 , wherein the first memory unit and the second memory unit are associated with first installation data and second installation data, respectively.
4. The method of claim 3 , wherein the first installation data and the second installation data are selected from the group consisting of single-sided and double-sided forms.
5. The method of claim 3 , wherein the first installation data and the second installation data are numbers.
6. The method of claim 3 , wherein the operation to extract initial information further comprises the steps of:
reading the first installation data and the second installation data of the first
memory unit and the second memory unit, respectively;
detecting the first installation data and the second installation data;
generating a reading mode; and
setting a timing parameter.
7. The method of claim 6 , wherein the reading mode is selected from the group consisting of the interleave mode and the non-interleave mode.
8. The method of claim 1 , wherein the step of using the initial information to set the BIOS further includes the step of initializing the memory module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/377,691 US20040177241A1 (en) | 2003-03-04 | 2003-03-04 | Booting method that detects memory modes |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/377,691 US20040177241A1 (en) | 2003-03-04 | 2003-03-04 | Booting method that detects memory modes |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20040177241A1 true US20040177241A1 (en) | 2004-09-09 |
Family
ID=32926359
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10/377,691 Abandoned US20040177241A1 (en) | 2003-03-04 | 2003-03-04 | Booting method that detects memory modes |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US20040177241A1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016075699A1 (en) * | 2014-11-13 | 2016-05-19 | Hewlett-Packard Development Company, L.P. | Dual purpose boot registers |
| KR20200066882A (en) * | 2018-12-03 | 2020-06-11 | 에스케이하이닉스 주식회사 | Storage device and operating method thereof |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5802603A (en) * | 1996-02-09 | 1998-09-01 | Intel Corporation | Method and apparatus for asymmetric/symmetric DRAM detection |
| US5950220A (en) * | 1996-12-13 | 1999-09-07 | Intel Corporation | Method and apparatus for providing a logical double sided memory element by mapping single sided memory elements onto a logical double sided memory address space |
| US20010018721A1 (en) * | 1998-09-29 | 2001-08-30 | Mckenna Daniel | Upgrade card for a computer system |
| US6505282B1 (en) * | 1994-11-30 | 2003-01-07 | Intel Corporation | Method and apparatus for determining memory types of a multi-type memory subsystem where memory of the different types are accessed using column control signals with different timing characteristics |
| US6567904B1 (en) * | 1995-12-29 | 2003-05-20 | Intel Corporation | Method and apparatus for automatically detecting whether a memory unit location is unpopulated or populated with synchronous or asynchronous memory devices |
| US20040064686A1 (en) * | 2002-09-30 | 2004-04-01 | Miller Gregory L. | Method and apparatus for marking current memory configuration |
| US6725349B2 (en) * | 1994-12-23 | 2004-04-20 | Intel Corporation | Method and apparatus for controlling of a memory subsystem installed with standard page mode memory and an extended data out memory |
| US20040158701A1 (en) * | 2003-02-12 | 2004-08-12 | Dell Products L.P. | Method of decreasing boot up time in a computer system |
| US6944694B2 (en) * | 2001-07-11 | 2005-09-13 | Micron Technology, Inc. | Routability for memory devices |
-
2003
- 2003-03-04 US US10/377,691 patent/US20040177241A1/en not_active Abandoned
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6505282B1 (en) * | 1994-11-30 | 2003-01-07 | Intel Corporation | Method and apparatus for determining memory types of a multi-type memory subsystem where memory of the different types are accessed using column control signals with different timing characteristics |
| US6725349B2 (en) * | 1994-12-23 | 2004-04-20 | Intel Corporation | Method and apparatus for controlling of a memory subsystem installed with standard page mode memory and an extended data out memory |
| US6567904B1 (en) * | 1995-12-29 | 2003-05-20 | Intel Corporation | Method and apparatus for automatically detecting whether a memory unit location is unpopulated or populated with synchronous or asynchronous memory devices |
| US5802603A (en) * | 1996-02-09 | 1998-09-01 | Intel Corporation | Method and apparatus for asymmetric/symmetric DRAM detection |
| US5950220A (en) * | 1996-12-13 | 1999-09-07 | Intel Corporation | Method and apparatus for providing a logical double sided memory element by mapping single sided memory elements onto a logical double sided memory address space |
| US20010018721A1 (en) * | 1998-09-29 | 2001-08-30 | Mckenna Daniel | Upgrade card for a computer system |
| US6944694B2 (en) * | 2001-07-11 | 2005-09-13 | Micron Technology, Inc. | Routability for memory devices |
| US20040064686A1 (en) * | 2002-09-30 | 2004-04-01 | Miller Gregory L. | Method and apparatus for marking current memory configuration |
| US20040158701A1 (en) * | 2003-02-12 | 2004-08-12 | Dell Products L.P. | Method of decreasing boot up time in a computer system |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016075699A1 (en) * | 2014-11-13 | 2016-05-19 | Hewlett-Packard Development Company, L.P. | Dual purpose boot registers |
| TWI576706B (en) * | 2014-11-13 | 2017-04-01 | 惠普發展公司有限責任合夥企業 | Method for early boot phase and the related device |
| US10430202B2 (en) | 2014-11-13 | 2019-10-01 | Hewlett Packard Enterprise Development Lp | Dual purpose boot registers |
| KR20200066882A (en) * | 2018-12-03 | 2020-06-11 | 에스케이하이닉스 주식회사 | Storage device and operating method thereof |
| KR102698994B1 (en) | 2018-12-03 | 2024-08-27 | 에스케이하이닉스 주식회사 | Storage device and operating method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7024547B2 (en) | Method and system for initializing a hardware device | |
| US7600112B2 (en) | Method and system of supporting multi-plugging in X8 and X16 PCI express slots | |
| US6647434B1 (en) | Multifunction device with register space for individually enabling or disabling a function of plurality of functions in response to function configuration | |
| JP4243245B2 (en) | Transparent ECC memory system | |
| TWI259406B (en) | A method and an apparatus of flash cards access | |
| US6212625B1 (en) | General purpose dynamically programmable state engine for executing finite state machines | |
| US20060090054A1 (en) | System controlling interface timing in memory module and related method | |
| US20090300588A1 (en) | Method and apparatus for acquiring definitions of debug code of basic input/output system | |
| KR20040051956A (en) | Computer system and control method thereof | |
| US20140201432A1 (en) | Persistent block storage attached to memory bus | |
| US20100274999A1 (en) | Control system and method for memory | |
| US9471498B2 (en) | Memory card access device, control method thereof, and memory card access system | |
| US7900030B2 (en) | Method for determining a rebooting action of a computer system and related computer system | |
| US20050010834A1 (en) | Method and apparatus for determining the write delay time of a memory | |
| CN209928414U (en) | Mainboard and computer equipment | |
| US7392372B2 (en) | Method for memory initialization involves detecting primary quantity of memories and setting optimum parameters based on hardware information of memories | |
| US20040177241A1 (en) | Booting method that detects memory modes | |
| US8312311B2 (en) | Computer system and method for automatically overclocking based upon a signal standard and an I/O signal of overclocking element | |
| US20060206673A1 (en) | Method for controlling access of dynamic random access memory module | |
| US7454651B2 (en) | Main-board without restriction on memory frequency and control method thereof | |
| CN106686457A (en) | Intelligent television upgrading method and apparatus | |
| US20040054859A1 (en) | Mouse device capable of storing data | |
| US11798604B2 (en) | Memory architecture having ranks with variable data widths | |
| US20040210716A1 (en) | Apparatus and method for simulating virtual floppy disk and virtual hard disk | |
| CN100451985C (en) | Memory module installation state detection method and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: INVENTEC CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, CHIH-WEI;CHANG, YUNG-PO;REEL/FRAME:013834/0519 Effective date: 20030213 |
|
| STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |