[go: up one dir, main page]

US20020071495A1 - Linear modulator - Google Patents

Linear modulator Download PDF

Info

Publication number
US20020071495A1
US20020071495A1 US09/067,867 US6786798D US2002071495A1 US 20020071495 A1 US20020071495 A1 US 20020071495A1 US 6786798 D US6786798 D US 6786798D US 2002071495 A1 US2002071495 A1 US 2002071495A1
Authority
US
United States
Prior art keywords
modulator
signal
output
frequency spectrum
feedback
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/067,867
Other versions
US6400777B1 (en
Inventor
Leonid Strakovsky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Extreme Networks Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to LUCENT TECHNOLOGIES INC. reassignment LUCENT TECHNOLOGIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STRAKOVSKY, LEONID
Assigned to AVAYA TECHNOLOGY CORP. reassignment AVAYA TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LUCENT TECHNOLOGIES INC.
Assigned to AVAYA TECHNOLOGY CORP. reassignment AVAYA TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LUCENT TECHNOLOGIES INC.
Assigned to BANK OF NEW YORK, THE reassignment BANK OF NEW YORK, THE SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AVAYA TECHNOLOGY CORP.
Publication of US20020071495A1 publication Critical patent/US20020071495A1/en
Assigned to CITIBANK, N.A., AS ADMINISTRATIVE AGENT reassignment CITIBANK, N.A., AS ADMINISTRATIVE AGENT SECURITY AGREEMENT Assignors: AVAYA TECHNOLOGY LLC, AVAYA, INC., OCTEL COMMUNICATIONS LLC, VPNET TECHNOLOGIES, INC.
Assigned to CITICORP USA, INC., AS ADMINISTRATIVE AGENT reassignment CITICORP USA, INC., AS ADMINISTRATIVE AGENT SECURITY AGREEMENT Assignors: AVAYA TECHNOLOGY LLC, AVAYA, INC., OCTEL COMMUNICATIONS LLC, VPNET TECHNOLOGIES, INC.
Assigned to AVAYA INC reassignment AVAYA INC REASSIGNMENT Assignors: AVAYA TECHNOLOGY LLC
Assigned to AVAYA TECHNOLOGY LLC reassignment AVAYA TECHNOLOGY LLC CONVERSION FROM CORP TO LLC Assignors: AVAYA TECHNOLOGY CORP.
Assigned to BANK OF NEW YORK MELLON TRUST, NA, AS NOTES COLLATERAL AGENT, THE reassignment BANK OF NEW YORK MELLON TRUST, NA, AS NOTES COLLATERAL AGENT, THE SECURITY AGREEMENT Assignors: AVAYA INC., A DELAWARE CORPORATION
Assigned to BANK OF NEW YORK MELLON TRUST COMPANY, N.A., THE reassignment BANK OF NEW YORK MELLON TRUST COMPANY, N.A., THE SECURITY AGREEMENT Assignors: AVAYA, INC.
Assigned to CITIBANK, N.A., AS ADMINISTRATIVE AGENT reassignment CITIBANK, N.A., AS ADMINISTRATIVE AGENT SECURITY INTEREST Assignors: AVAYA INC., AVAYA INTEGRATED CABINET SOLUTIONS INC., OCTEL COMMUNICATIONS CORPORATION, VPNET TECHNOLOGIES, INC.
Assigned to SILICON VALLEY BANK reassignment SILICON VALLEY BANK SECOND AMENDED AND RESTATED PATENT AND TRADEMARK SECURITY AGREEMENT Assignors: EXTREME NETWORKS, INC.
Assigned to EXTREME NETWORKS, INC. reassignment EXTREME NETWORKS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AVAYA COMMUNICATION ISRAEL LTD, AVAYA HOLDINGS LIMITED, AVAYA INC.
Assigned to SILICON VALLEY BANK reassignment SILICON VALLEY BANK THIRD AMENDED AND RESTATED PATENT AND TRADEMARK SECURITY AGREEMENT Assignors: EXTREME NETWORKS, INC.
Assigned to AVAYA INC. reassignment AVAYA INC. BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 025863/0535 Assignors: THE BANK OF NEW YORK MELLON TRUST, NA
Assigned to AVAYA INC. (FORMERLY KNOWN AS AVAYA TECHNOLOGY CORP.) reassignment AVAYA INC. (FORMERLY KNOWN AS AVAYA TECHNOLOGY CORP.) BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 012761/0977 Assignors: THE BANK OF NEW YORK
Assigned to AVAYA INC., VPNET TECHNOLOGIES, INC., AVAYA INTEGRATED CABINET SOLUTIONS INC., OCTEL COMMUNICATIONS LLC (FORMERLY KNOWN AS OCTEL COMMUNICATIONS CORPORATION) reassignment AVAYA INC. BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001 Assignors: CITIBANK, N.A.
Assigned to AVAYA INC. reassignment AVAYA INC. BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 030083/0639 Assignors: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Assigned to SIERRA HOLDINGS CORP., VPNET TECHNOLOGIES, INC., AVAYA TECHNOLOGY, LLC, OCTEL COMMUNICATIONS LLC, AVAYA, INC. reassignment SIERRA HOLDINGS CORP. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: CITICORP USA, INC.
Assigned to BANK OF MONTREAL reassignment BANK OF MONTREAL SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: EXTREME NETWORKS, INC.
Assigned to EXTREME NETWORKS, INC. reassignment EXTREME NETWORKS, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: SILICON VALLEY BANK
Granted legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/36Modulator circuits; Transmitter circuits
    • H04L27/366Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator
    • H04L27/367Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator using predistortion
    • H04L27/368Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator using predistortion adaptive predistortion

Definitions

  • the invention relates generally to RF communication circuits, and, more specifically, to modulators.
  • a modulator is a type of mixer that combines a radio-frequency (RF) carrier with a modulating signal to develop a modulated output signal.
  • RF radio-frequency
  • One notable performance parameter for a modulator is linearity, which is defined as the degree to which the amplitude of the modulated output signal is proportional to the amplitude of the modulating signal.
  • modulator linearity is generally not a critical parameter.
  • AMPS advanced mobile telephone service
  • a modulator in the context of modulation schemes used to implement CDMA (code division multiple access), TDMA (time division multiple access), GSM (global system for mobile), and other types of wireless communication protocols, a modulator must be capable of transmitting data at a relatively high speed while, at the same time, providing reasonably error-free performance. Modulator nonlinearities will introduce errors into the modulated data, degrading the quality and reliability of an RF communications link.
  • the manner in which the linearity of a modulator may be enhanced depends, to some extent, on the type of modulator under consideration.
  • modulators There are two basic types of modulators: balanced and unbalanced.
  • Unbalanced modulators advantageously exploit the nonlinearity of an active semiconductor device to produce a mixing effect.
  • the output signal includes all input signals and a plurality of mixing products.
  • the existence of all input signals at the mixer output is helpful in that it allows one to readily construct a suitable feedback signal.
  • unbalanced modulators are not well-suited for applications other than simple frequency conversion.
  • Balanced modulators are mixers which combine a first signal with a second signal in a manner such that the mixer output is substantially free of the first signal.
  • Double-balanced modulators are a type of balanced modulator which provide an output which is substantially free of the first and second signals.
  • it is difficult to develop a suitable feedback signal to improve the linearity of a balanced modulator. Due to the fact that the modulator output is substantially free of one or more of the unmixed input signals, signal components which could be used to develop a feedback signal are lacking.
  • U.S. Pat. No. 5,095,290 discloses a modulator that uses negative feedback to improve the linearity of a Gilbert Cell.
  • a Gilbert Cell lacks an output signal which is suitable for developing an appropriate feedback signal.
  • the '290 patent overcomes this problem by using a first and a second Gilbert Cell. A first half of each Gilbert Cell is used to provide the modulated output signal, and a second half of each Gilbert Cell is used to reconstruct the modulating signal from a temporally sliced signal that is generated by each Gilbert Cell.
  • the first Gilbert Cell provides a temporally sliced waveform that is complimentary to the temporally sliced waveform provided by the second Gilbert Cell. When these two temporally sliced waveforms are combined, they produce a usable modulator feedback signal.
  • the modulator described in the '290 patent presents a significant shortcoming.
  • the temporally-sliced waveforms should theoretically fit together in a complementary manner, this requires a very high degree of matching between the active devices utilized in the Gilbert Cells. Accurate matching of device gain must be performed for each transistor-transistor pair within a Gilbert Cell. Additionally, the gain of each portion of the first Gilbert Cell must be closely matched to the gain of the corresponding portion of the second Gilbert Cell. If any transistor mismatches exist, the two temporally sliced waveforms will fit together poorly, if at all. Due to the fact that four pairs of transistors are used as differential amplifiers for the carrier signal, two pairs of transistors are used for the modulating signal, and two pairs of transistors are employed for the feedback signal, a significant amount of transistor matching must be performed.
  • Transistor matching procedures introduce added cost, complexity, and time delays into the semiconductor fabrication process. Moreover, the modulating signal is delayed in the modulator, resulting in a feedback signal that is out of phase with the modulated signal. It is not possible to reduce or eliminate all transistor-to-transistor mismatches. The remaining mismatches cause carrier imbalances whereby the carrier signal is not substantially cancelled out at the modulator output. In addition, the use of so many transistors and their corresponding interconnections provide numerous parasitic capacitance pathways that significantly limit high-frequency operation. What is needed is a modulator that provides improved linearity and that ameliorates the above-noted problems.
  • the linearity of a modulator is enhanced by filtering a set of frequency components from the modulator output to develop a modulator feedback signal.
  • the output of a modulator is separated into a first frequency spectrum and a second frequency spectrum.
  • the first frequency spectrum contains the modulated output signal
  • the second frequency spectrum contains the modulator feedback signal which is combined with the modulating signal to enhance the linearity of the modulator.
  • FIG. 1 is a hardware block diagram of a linear modulator constructed in accordance with the principles of the invention.
  • FIG. 2 is a hardware block diagram showing three illustrative prior art diplexers, any of which may be employed in the linear modulator of FIG. 1.
  • FIG. 3 is a first schematic diagram setting forth an illustrative implementation for the linear modulator of FIG. 1.
  • FIG. 4 is a second schematic diagram setting forth an illustrative implementation for the linear modulator of FIG. 1.
  • FIG. 5 is a graph showing modulator output amplitude versus the instantaneous amplitude of the modulation signal for a modulator constructed in accordance with FIG. 1.
  • the invention is based upon a recognition that the linearity of a modulator may be improved by filtering a set of frequency components from the modulator output to develop a modulator feedback signal.
  • a single balanced modulator is employed, and the aforementioned filtering of frequency components is implemented using a diplexer.
  • the diplexer separates the output of the balanced modulator into a first frequency spectrum and a second frequency spectrum.
  • the first frequency spectrum contains the modulated output signal
  • the second frequency spectrum contains the modulator feedback signal which is combined with the modulating signal to enhance the linearity of the modulator.
  • Linear modulator 100 combines a radio-frequency (RF) carrier with a modulating signal to develop a modulated output signal.
  • the RF carrier signal is introduced at carrier input 101
  • the modulating signal is introduced at modulating signal input 103 .
  • carrier input 101 is a differential input port of a first amplifier 105
  • modulating signal input 103 is a differential input port of a feedback circuit.
  • the output of first amplifier 105 is applied to a first differential input terminal 131 of a second amplifier 107 , and also to a first differential input terminal 135 of a third amplifier 109 .
  • the output of feedback circuit 121 is applied to a second differential input terminal 133 of second amplifier 107 , and also to a second differential input terminal 137 of third amplifier 109 .
  • the output of second amplifier 107 is applied to a first terminal of a differential input 111 of a diplexer 117 , and the output of third amplifier 109 is applied to a second terminal of the differential input 111 .
  • Diplexer 117 provides a differential baseband output 115 as well as a differential RF output 113 .
  • the differential baseband output 115 is applied to feedback circuit 121 , and the differential RF output 113 provides the modulator output 119 .
  • the first, second, and third amplifiers 105 , 107 , 109 function as a single balanced mixer.
  • a single balanced mixer provides a first input port, a second input port, and one output port.
  • the first input port is carrier input 101
  • the second input port is modulating signal input 103
  • the output port is represented by the outputs of amplifiers 107 and 109 as fed differentially to diplexer 117 .
  • Differential input and output ports are shown for illustrative purposes, it being understood that a given port may, or may not, be differential.
  • Balanced mixers provides two types of signals at the output port: 1) mixing products of the signals that are present at each of the two input ports, 2) an amplified version of signals that are fed into the second input port. Signals fed into the first input port are substantially absent, or significantly suppressed, from the output port.
  • First amplifier 105 functions as a buffer amplifier. In many cases, the use of such an amplifier is advantageous. However, other system applications may exist where a buffer is not needed and/or is undesired. Accordingly, first amplifier 105 may be eliminated, whereupon the carrier input 101 is then fed directly to the first differential input terminal 131 of second amplifier 107 , and also to the first differential input terminal 135 of third amplifier 109 .
  • Second and third amplifiers 107 and 109 should be substantially identical in terms of gain, input and output impedances, and dynamic range.
  • the first differential input terminal 131 of second amplifier 107 should provide substantially the same impedance and gain as the first differential input terminal 135 of third amplifier 109
  • the second differential input terminal 133 of second amplifier 107 should provide substantially the same impedance and gain as the second differential input terminal 137 of third amplifier 109 .
  • the impedance and gain of the first differential input terminal 131 of a respective amplifier 107 need not be substantially identical to the impedance and gain of the second differential input terminal 133 of that same amplifier 107 .
  • first amplifier 105 could be identical to second and third amplifiers 107 , 109 , but this is not required.
  • second and third amplifiers 107 , 109 Another factor to consider with respect to the design of second and third amplifiers 107 , 109 is that, for each amplifier, the gain from the first differential input terminal to the amplifier output must be related to the signal at the second differential input terminal. In other words, the signal amplitude at the second differential input terminal must affect the instantaneous gain from the first differential input terminal to the amplifier output.
  • the specific manner in which signals present at a second differential input affect the gain of signals present at a first differential input is a matter of design choice within the knowledge of those skilled in the art. The degree of gain interdependence, as well as the specific amounts of gain provided for each differential input terminal may vary, depending on the specific requirements of a given system implementation.
  • the carrier signal as buffered by first amplifier 105 , is fed to the first differential input terminal 131 of second amplifier 107 and also to the first differential input terminal 135 of third amplifier 109 .
  • the amplified carrier signal at the output of second amplifier 107 has substantially the same amplitude and phase as the amplified carrier signal at the output of third amplifier 109 .
  • the amplified carrier signal from second amplifier 107 cancels out the amplified carrier signal from third amplifier 109 , leaving substantially no carrier signal at the input 111 of diplexer 117 .
  • the differential output of feedback circuit 121 comprising a feedback signal, is fed differentially across the second differential input 133 of second amplifier 107 and the second differential input 137 of third amplifier 109 .
  • An amplified version of the feedback signal is present, in differential form, across the outputs of second and third amplifiers 107 , 109 .
  • This differential feedback signal is applied differentially to the input 111 of diplexer 117 . Due to the differential manner in which the feedback signal is applied to second and third amplifiers 107 , 109 , the amplified feedback signal does not cancel out at the input 111 of diplexer 117 . Therefore, the input 111 to diplexer 117 primarily consists of the amplified version of the feedback signal, and an insignificant amount of residual carrier signal.
  • Feedback circuit 121 could, but need not, be DC-coupled. Whether or not the feedback circuit is DC-coupled depends, to some extent, on the characteristics of the modulating signal. If the modulating signal contains very low frequencies and/or DC, then the feedback circuit should be DC-coupled. Note that, for most practical modulating signals, very low frequencies are present, and, therefore, a DC-coupled feedback circuit 121 may be used.
  • diplexer 117 is used to provide a suitable feedback signal.
  • the diplexer 117 splits this amplified modulated signal in the frequency domain to provide a first signal in a first frequency bandwidth and a second signal in a second frequency bandwidth.
  • the first frequency bandwidth includes a modulated output signal
  • the second frequency bandwidth includes the feedback signal.
  • the feedback signal improves modulation linearity, provides better carrier suppression for higher frequencies, and is adjustable so as to provide a specified amount of carrier suppression.
  • diplexer 117 is a filter that provides one input port, which may or may not be differential, as well as two output ports, any of which may or may not be differential.
  • the signal at the input port typically contains frequency components in the RF (radio frequency) range, as well as baseband frequency components.
  • the diplexer 117 routes RF frequency components from the input port to the first output port, and routes baseband frequency components from the input port to the second output port.
  • a diplexer 501 provides an input port 502 , an RF output port 503 , and a baseband output port 504 .
  • a first illustrative diplexer 511 is constructed using an RF bandpass filter 515 and a baseband filter 516 .
  • the input terminals of RF bandpass filter 515 and baseband filter 516 are connected in parallel so as to provide an input port 512 .
  • the output of RF bandpass filter 515 provides RF output port 513
  • the output of baseband filter 516 provides baseband output port 514 .
  • This circuit topology may be employed where RF bandpass filter 515 has a specified input impedance in the RF band but a relatively high input impedance in the baseband, and, at the same time, baseband filter 516 has a specified input impedance in the baseband but a relatively high impedance at RF frequencies. In this manner, interaction between the RF bandpass filter 515 and the baseband filter 516 is minimized.
  • a diplexer 521 may be constructed using an RF bandpass filter 525 which provides a specified input impedance at RF frequencies but a relatively low input impedance at baseband.
  • a baseband filter 526 is employed which provides a specified input impedance at baseband but a relatively low impedance at RF frequencies.
  • the RF bandpass filters 515 , 525 of FIG. 2 may be implemented using high-pass filters, bandpass filters, or any combination thereof.
  • Baseband filters 516 , 526 may be implemented using low-pass filters, bandpass filters that pass baseband frequencies almost down to DC, or any combination thereof. The structure and design of such filters are within the knowledge of those skilled in the art.
  • FIG. 3 is a schematic diagram setting forth a first illustrative implementation for the linear modulator of FIG. 1.
  • First, second, and third amplifiers 105 , 107 , 109 are implemented using transistors.
  • the differential input terminals are the base and the emitter, and the amplifier output is the collector terminal.
  • Diplexer 117 includes resistors 205 and 206 , transformer 215 , and capacitors 208 , 209 . Functionally, diplexer 117 is equivalent to diplexer 511 of FIG. 2.
  • Capacitors 208 and 209 provide a relatively low-impedance path for RF signals traveling between amplifiers 107 , 109 and transformer 215 while, at the same time, providing a very high-impedance path for baseband signals.
  • Transformer 215 may be designed to resonate with capacitors 208 , 209 so as to provide an RF band-pass filter. In practice, transformer 215 provides a very low-impedance path for baseband signals. Additional filtering components could, but need not, be incorporated into the circuit arrangement of diplexer 117 .
  • the resistance values of resistors 205 and 206 determine the in-band impedance of the diplexer 117 filter at baseband frequencies, and the impedance of transformer 215 determines the output impedance of the modulator output.
  • feedback circuit 121 is a passive resistive network comprised of resistors 201 , 202 , 203 , and 204 .
  • Feedback circuit 121 provides a transfer function, the parameters of which are determined by the ratio of the resistance of resistor 203 to that of resistor 202 , the ratio of the resistance of resistor 204 to that of resistor 201 , as well as any impedance loading due to the output impedance of the modulating source connected to modulating signal input 103 .
  • transistors used to implement amplifiers 105 , 107 , and 109 may require additional biasing and matching components that are not shown in FIG. 3 for the sake of clarity. Transistor biasing and matching are not critical to the invention. and those skilled in the art will be able to provide the necessary details. Any of various well-known techniques may be employed to bias and match these transistors.
  • FIG. 4 is a schematic diagram setting forth a second illustrative implementation for the linear modulator of FIG. 1.
  • This schematic diagram is substantially similar to that of FIG. 3, with the notable exception that the diplexer 121 of FIG. 4 is constructed in accordance with diplexer 521 of FIG. 2, and not in accordance with diplexer 511 .
  • resistor 205 is in parallel with capacitor 251
  • resistor 206 is in parallel with capacitor 253 .
  • One terminal of resistor 205 and one terminal of resistor 206 are connected directly to respective terminals of transformer 215 , and series coupling capacitors 208 and 209 of FIG. 3 are not utilized.
  • the circuit configuration of FIG. 4 could be employed, for example, in situations where it is desired to utilize a differential SAW filter or a differential amplifier at modulator output 119 .
  • FIG. 5 is a graph showing modulator output amplitude versus modulation input signal for a modulator constructed in accordance with FIG. 1.
  • the upper and lower graphs were prepared using the same circuit configuration and operational parameters, with the exception that, in the upper graph, modulator feedback was employed as described above, but, in the lower graph, this feedback was disabled.
  • FIG. 5 it is apparent that the linear portion of the uppermost graph has more than twice the voltage swing of the linear portion of the lower graph.
  • Practical prototyping of the modulator shown in FIG. 4 provided a 6 to 8 dB carrier suppression improvement at room temperatures and even larger improvements at extreme temperatures.
  • the circuit also allowed a much easier manual balance adjustment by fine-tuning resistor RI.
  • the circuit displayed a more pronounced tendency to maintain balance over time and temperature relative to prior art designs.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)

Abstract

Systems and methods for enhancing the linearity of a modulator by filtering a set of frequency components from the modulator output to develop a modulator feedback signal. In a preferred embodiment of the invention, a diplexer separates the output of a balanced modulator into a first frequency spectrum and a second frequency spectrum. The first frequency spectrum contains the modulated output signal, and the second frequency spectrum contains the modulator feedback signal which is combined with the modulating signal to enhance the linearity of the modulator.

Description

    BACKGROUND
  • 1. Field of the Invention [0001]
  • The invention relates generally to RF communication circuits, and, more specifically, to modulators. [0002]
  • 2. Description of Related Art [0003]
  • A modulator is a type of mixer that combines a radio-frequency (RF) carrier with a modulating signal to develop a modulated output signal. One notable performance parameter for a modulator is linearity, which is defined as the degree to which the amplitude of the modulated output signal is proportional to the amplitude of the modulating signal. In operational environments where frequency modulation is employed, including AMPS (advanced mobile telephone service), modulator linearity is generally not a critical parameter. However, a number of recently-developed wireless communication protocols utilize modulation schemes that are much more complex than basic frequency modulation, placing special demands on modulator performance. Existing modulators may provide insufficient linearity to meet these demands. More specifically, in the context of modulation schemes used to implement CDMA (code division multiple access), TDMA (time division multiple access), GSM (global system for mobile), and other types of wireless communication protocols, a modulator must be capable of transmitting data at a relatively high speed while, at the same time, providing reasonably error-free performance. Modulator nonlinearities will introduce errors into the modulated data, degrading the quality and reliability of an RF communications link. [0004]
  • Various techniques have been developed to enhance amplifier linearity, but these techniques are not readily adapted for use with modulators. For example, consider the use of negative feedback. In an amplifier, the input signal is typically at the same frequency as the desired output signal, and, moreover, the amplifier does not substantially change the modulation of the signal from input to output. A suitable amplifier feedback signal can be developed by attenuating the output signal and, if necessary, inverting its phase. By contrast, in a modulator, the desired output signal is generally in a different frequency band than the modulating signal. Moreover, the output is modulated, whereas the input receives an unmodulated carrier. It is often difficult or impossible to utilize the modulator output in a manner so as to provide a useful feedback signal. [0005]
  • The manner in which the linearity of a modulator may be enhanced depends, to some extent, on the type of modulator under consideration. There are two basic types of modulators: balanced and unbalanced. Unbalanced modulators advantageously exploit the nonlinearity of an active semiconductor device to produce a mixing effect. The output signal includes all input signals and a plurality of mixing products. Although generally considered to be an undesired property, the existence of all input signals at the mixer output is helpful in that it allows one to readily construct a suitable feedback signal. But due to the lack of unmodulated carrier suppression, unbalanced modulators are not well-suited for applications other than simple frequency conversion. [0006]
  • Balanced modulators are mixers which combine a first signal with a second signal in a manner such that the mixer output is substantially free of the first signal. Double-balanced modulators are a type of balanced modulator which provide an output which is substantially free of the first and second signals. Unfortunately, it is difficult to develop a suitable feedback signal to improve the linearity of a balanced modulator. Due to the fact that the modulator output is substantially free of one or more of the unmixed input signals, signal components which could be used to develop a feedback signal are lacking. [0007]
  • One type of balanced mixer well-known to those skilled in the art is a Gilbert Cell. U.S. Pat. No. 5,095,290 (hereinafter, the '290 patent) discloses a modulator that uses negative feedback to improve the linearity of a Gilbert Cell. As with other types of balanced mixers, a Gilbert Cell lacks an output signal which is suitable for developing an appropriate feedback signal. The '290 patent overcomes this problem by using a first and a second Gilbert Cell. A first half of each Gilbert Cell is used to provide the modulated output signal, and a second half of each Gilbert Cell is used to reconstruct the modulating signal from a temporally sliced signal that is generated by each Gilbert Cell. The first Gilbert Cell provides a temporally sliced waveform that is complimentary to the temporally sliced waveform provided by the second Gilbert Cell. When these two temporally sliced waveforms are combined, they produce a usable modulator feedback signal. [0008]
  • The modulator described in the '290 patent presents a significant shortcoming. Although the temporally-sliced waveforms should theoretically fit together in a complementary manner, this requires a very high degree of matching between the active devices utilized in the Gilbert Cells. Accurate matching of device gain must be performed for each transistor-transistor pair within a Gilbert Cell. Additionally, the gain of each portion of the first Gilbert Cell must be closely matched to the gain of the corresponding portion of the second Gilbert Cell. If any transistor mismatches exist, the two temporally sliced waveforms will fit together poorly, if at all. Due to the fact that four pairs of transistors are used as differential amplifiers for the carrier signal, two pairs of transistors are used for the modulating signal, and two pairs of transistors are employed for the feedback signal, a significant amount of transistor matching must be performed. [0009]
  • Transistor matching procedures introduce added cost, complexity, and time delays into the semiconductor fabrication process. Moreover, the modulating signal is delayed in the modulator, resulting in a feedback signal that is out of phase with the modulated signal. It is not possible to reduce or eliminate all transistor-to-transistor mismatches. The remaining mismatches cause carrier imbalances whereby the carrier signal is not substantially cancelled out at the modulator output. In addition, the use of so many transistors and their corresponding interconnections provide numerous parasitic capacitance pathways that significantly limit high-frequency operation. What is needed is a modulator that provides improved linearity and that ameliorates the above-noted problems. [0010]
  • SUMMARY OF THE INVENTION
  • The linearity of a modulator is enhanced by filtering a set of frequency components from the modulator output to develop a modulator feedback signal. In a preferred embodiment of the invention, the output of a modulator is separated into a first frequency spectrum and a second frequency spectrum. The first frequency spectrum contains the modulated output signal, and the second frequency spectrum contains the modulator feedback signal which is combined with the modulating signal to enhance the linearity of the modulator.[0011]
  • BRIEF DESCRIPTION OF THE DRAWING
  • FIG. 1 is a hardware block diagram of a linear modulator constructed in accordance with the principles of the invention. [0012]
  • FIG. 2 is a hardware block diagram showing three illustrative prior art diplexers, any of which may be employed in the linear modulator of FIG. 1. [0013]
  • FIG. 3 is a first schematic diagram setting forth an illustrative implementation for the linear modulator of FIG. 1. [0014]
  • FIG. 4 is a second schematic diagram setting forth an illustrative implementation for the linear modulator of FIG. 1. [0015]
  • FIG. 5 is a graph showing modulator output amplitude versus the instantaneous amplitude of the modulation signal for a modulator constructed in accordance with FIG. 1. [0016]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • The invention is based upon a recognition that the linearity of a modulator may be improved by filtering a set of frequency components from the modulator output to develop a modulator feedback signal. In a preferred embodiment of the invention, a single balanced modulator is employed, and the aforementioned filtering of frequency components is implemented using a diplexer. The diplexer separates the output of the balanced modulator into a first frequency spectrum and a second frequency spectrum. The first frequency spectrum contains the modulated output signal, and the second frequency spectrum contains the modulator feedback signal which is combined with the modulating signal to enhance the linearity of the modulator. [0017]
  • An illustrative example of a linear modulator constructed in accordance with the principles of the invention is shown in FIG. 1. [0018] Linear modulator 100 combines a radio-frequency (RF) carrier with a modulating signal to develop a modulated output signal. The RF carrier signal is introduced at carrier input 101, and the modulating signal is introduced at modulating signal input 103. In the example of FIG. 1, carrier input 101 is a differential input port of a first amplifier 105, and modulating signal input 103 is a differential input port of a feedback circuit. The output of first amplifier 105 is applied to a first differential input terminal 131 of a second amplifier 107, and also to a first differential input terminal 135 of a third amplifier 109. The output of feedback circuit 121 is applied to a second differential input terminal 133 of second amplifier 107, and also to a second differential input terminal 137 of third amplifier 109.
  • The output of [0019] second amplifier 107 is applied to a first terminal of a differential input 111 of a diplexer 117, and the output of third amplifier 109 is applied to a second terminal of the differential input 111. Diplexer 117 provides a differential baseband output 115 as well as a differential RF output 113. The differential baseband output 115 is applied to feedback circuit 121, and the differential RF output 113 provides the modulator output 119.
  • Taken together, the first, second, and [0020] third amplifiers 105, 107, 109 function as a single balanced mixer. A single balanced mixer provides a first input port, a second input port, and one output port. In the example of FIG. 1, the first input port is carrier input 101, the second input port is modulating signal input 103, and the output port is represented by the outputs of amplifiers 107 and 109 as fed differentially to diplexer 117. Differential input and output ports are shown for illustrative purposes, it being understood that a given port may, or may not, be differential. Balanced mixers provides two types of signals at the output port: 1) mixing products of the signals that are present at each of the two input ports, 2) an amplified version of signals that are fed into the second input port. Signals fed into the first input port are substantially absent, or significantly suppressed, from the output port.
  • [0021] First amplifier 105 functions as a buffer amplifier. In many cases, the use of such an amplifier is advantageous. However, other system applications may exist where a buffer is not needed and/or is undesired. Accordingly, first amplifier 105 may be eliminated, whereupon the carrier input 101 is then fed directly to the first differential input terminal 131 of second amplifier 107, and also to the first differential input terminal 135 of third amplifier 109.
  • Second and [0022] third amplifiers 107 and 109 should be substantially identical in terms of gain, input and output impedances, and dynamic range. The first differential input terminal 131 of second amplifier 107 should provide substantially the same impedance and gain as the first differential input terminal 135 of third amplifier 109, and the second differential input terminal 133 of second amplifier 107 should provide substantially the same impedance and gain as the second differential input terminal 137 of third amplifier 109. However, the impedance and gain of the first differential input terminal 131 of a respective amplifier 107 need not be substantially identical to the impedance and gain of the second differential input terminal 133 of that same amplifier 107. For the sake of convenience, first amplifier 105 could be identical to second and third amplifiers 107, 109, but this is not required.
  • Another factor to consider with respect to the design of second and [0023] third amplifiers 107, 109 is that, for each amplifier, the gain from the first differential input terminal to the amplifier output must be related to the signal at the second differential input terminal. In other words, the signal amplitude at the second differential input terminal must affect the instantaneous gain from the first differential input terminal to the amplifier output. The specific manner in which signals present at a second differential input affect the gain of signals present at a first differential input is a matter of design choice within the knowledge of those skilled in the art. The degree of gain interdependence, as well as the specific amounts of gain provided for each differential input terminal may vary, depending on the specific requirements of a given system implementation.
  • Operationally, the carrier signal, as buffered by [0024] first amplifier 105, is fed to the first differential input terminal 131 of second amplifier 107 and also to the first differential input terminal 135 of third amplifier 109. The amplified carrier signal at the output of second amplifier 107 has substantially the same amplitude and phase as the amplified carrier signal at the output of third amplifier 109. When the outputs of amplifiers 107 and 109 are combined differentially, the amplified carrier signal from second amplifier 107 cancels out the amplified carrier signal from third amplifier 109, leaving substantially no carrier signal at the input 111 of diplexer 117.
  • The differential output of [0025] feedback circuit 121, comprising a feedback signal, is fed differentially across the second differential input 133 of second amplifier 107 and the second differential input 137 of third amplifier 109. An amplified version of the feedback signal is present, in differential form, across the outputs of second and third amplifiers 107, 109. This differential feedback signal is applied differentially to the input 111 of diplexer 117. Due to the differential manner in which the feedback signal is applied to second and third amplifiers 107, 109, the amplified feedback signal does not cancel out at the input 111 of diplexer 117. Therefore, the input 111 to diplexer 117 primarily consists of the amplified version of the feedback signal, and an insignificant amount of residual carrier signal. Feedback circuit 121 could, but need not, be DC-coupled. Whether or not the feedback circuit is DC-coupled depends, to some extent, on the characteristics of the modulating signal. If the modulating signal contains very low frequencies and/or DC, then the feedback circuit should be DC-coupled. Note that, for most practical modulating signals, very low frequencies are present, and, therefore, a DC-coupled feedback circuit 121 may be used.
  • In the hardware embodiment of FIG. 1, [0026] diplexer 117 is used to provide a suitable feedback signal. When the amplified modulated signal developed by second and third amplifiers 107, 109 is applied differentially to the input 111 of diplexer 117, the diplexer 117 splits this amplified modulated signal in the frequency domain to provide a first signal in a first frequency bandwidth and a second signal in a second frequency bandwidth. The first frequency bandwidth includes a modulated output signal, and the second frequency bandwidth includes the feedback signal. The feedback signal improves modulation linearity, provides better carrier suppression for higher frequencies, and is adjustable so as to provide a specified amount of carrier suppression.
  • Operationally, [0027] diplexer 117 is a filter that provides one input port, which may or may not be differential, as well as two output ports, any of which may or may not be differential. The signal at the input port typically contains frequency components in the RF (radio frequency) range, as well as baseband frequency components. The diplexer 117 routes RF frequency components from the input port to the first output port, and routes baseband frequency components from the input port to the second output port.
  • Any of various hardware configurations may be employed to implement [0028] diplexer 117, several examples of which are shown in FIG. 2. As discussed in the foregoing paragraph, a diplexer 501 provides an input port 502, an RF output port 503, and a baseband output port 504. A first illustrative diplexer 511 is constructed using an RF bandpass filter 515 and a baseband filter 516. The input terminals of RF bandpass filter 515 and baseband filter 516 are connected in parallel so as to provide an input port 512. The output of RF bandpass filter 515 provides RF output port 513, and the output of baseband filter 516 provides baseband output port 514. This circuit topology may be employed where RF bandpass filter 515 has a specified input impedance in the RF band but a relatively high input impedance in the baseband, and, at the same time, baseband filter 516 has a specified input impedance in the baseband but a relatively high impedance at RF frequencies. In this manner, interaction between the RF bandpass filter 515 and the baseband filter 516 is minimized.
  • Alternatively, a [0029] diplexer 521 may be constructed using an RF bandpass filter 525 which provides a specified input impedance at RF frequencies but a relatively low input impedance at baseband. Under these circumstances, a baseband filter 526 is employed which provides a specified input impedance at baseband but a relatively low impedance at RF frequencies. In the circuit configuration of diplexer 521, use of filters having the aforementioned characteristics will serve to minimize interactions between RF bandpass filter 525 and baseband filter 526. In practice, the RF bandpass filters 515, 525 of FIG. 2 may be implemented using high-pass filters, bandpass filters, or any combination thereof. Baseband filters 516, 526 may be implemented using low-pass filters, bandpass filters that pass baseband frequencies almost down to DC, or any combination thereof. The structure and design of such filters are within the knowledge of those skilled in the art.
  • FIG. 3 is a schematic diagram setting forth a first illustrative implementation for the linear modulator of FIG. 1. First, second, and [0030] third amplifiers 105, 107, 109 are implemented using transistors. For each transistor amplifier, the differential input terminals are the base and the emitter, and the amplifier output is the collector terminal. Diplexer 117 includes resistors 205 and 206, transformer 215, and capacitors 208, 209. Functionally, diplexer 117 is equivalent to diplexer 511 of FIG. 2. Capacitors 208 and 209 provide a relatively low-impedance path for RF signals traveling between amplifiers 107, 109 and transformer 215 while, at the same time, providing a very high-impedance path for baseband signals. Transformer 215 may be designed to resonate with capacitors 208, 209 so as to provide an RF band-pass filter. In practice, transformer 215 provides a very low-impedance path for baseband signals. Additional filtering components could, but need not, be incorporated into the circuit arrangement of diplexer 117. The resistance values of resistors 205 and 206 determine the in-band impedance of the diplexer 117 filter at baseband frequencies, and the impedance of transformer 215 determines the output impedance of the modulator output.
  • In the illustrative circuit configuration of FIG. 3, [0031] feedback circuit 121 is a passive resistive network comprised of resistors 201, 202, 203, and 204. Feedback circuit 121 provides a transfer function, the parameters of which are determined by the ratio of the resistance of resistor 203 to that of resistor 202, the ratio of the resistance of resistor 204 to that of resistor 201, as well as any impedance loading due to the output impedance of the modulating source connected to modulating signal input 103.
  • The transistors used to implement [0032] amplifiers 105, 107, and 109 may require additional biasing and matching components that are not shown in FIG. 3 for the sake of clarity. Transistor biasing and matching are not critical to the invention. and those skilled in the art will be able to provide the necessary details. Any of various well-known techniques may be employed to bias and match these transistors.
  • FIG. 4 is a schematic diagram setting forth a second illustrative implementation for the linear modulator of FIG. 1. This schematic diagram is substantially similar to that of FIG. 3, with the notable exception that the [0033] diplexer 121 of FIG. 4 is constructed in accordance with diplexer 521 of FIG. 2, and not in accordance with diplexer 511. Accordingly, resistor 205 is in parallel with capacitor 251, and resistor 206 is in parallel with capacitor 253. One terminal of resistor 205 and one terminal of resistor 206 are connected directly to respective terminals of transformer 215, and series coupling capacitors 208 and 209 of FIG. 3 are not utilized. The circuit configuration of FIG. 4 could be employed, for example, in situations where it is desired to utilize a differential SAW filter or a differential amplifier at modulator output 119.
  • FIG. 5 is a graph showing modulator output amplitude versus modulation input signal for a modulator constructed in accordance with FIG. 1. The upper and lower graphs were prepared using the same circuit configuration and operational parameters, with the exception that, in the upper graph, modulator feedback was employed as described above, but, in the lower graph, this feedback was disabled. Upon examining FIG. 5, it is apparent that the linear portion of the uppermost graph has more than twice the voltage swing of the linear portion of the lower graph. Practical prototyping of the modulator shown in FIG. 4 provided a 6 to 8 dB carrier suppression improvement at room temperatures and even larger improvements at extreme temperatures. The circuit also allowed a much easier manual balance adjustment by fine-tuning resistor RI. Moreover, the circuit displayed a more pronounced tendency to maintain balance over time and temperature relative to prior art designs. [0034]
  • The foregoing description merely serves to illustrate the principles of the invention. It will thus be appreciated that those skilled in the art will be able to devise various arrangements which, although not explicitly described or shown herein, embody the principles of the invention and are included within its spirit and scope. Furthermore, all examples and conditional language recited herein are principally intended to be only for pedagogical purposes so as to aid the reader in understanding the principles of the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions. Moreover, all statements herein reciting principles, aspects, and embodiments of the invention, as well as specific examples thereof, are intended to encompass both structural and functional equivalents thereof. Moreover, it is intended that such equivalents include both currently known equivalents, as well as equivalents developed in the future that perform the same function, regardless of structure. [0035]

Claims (12)

We Claim:
1. A modulator having a modulation input and a modulated signal output and characterized by:
(a) filtering means for filtering a set of frequency components from the modulated signal output, and
(b) feedback means, coupled to the filtering means, for providing a feedback signal to the modulation input.
2. The modulator of claim 1 wherein the filtering means includes means for separating the modulated signal output into a first frequency spectrum and a second frequency spectrum, the first frequency spectrum including the modulated signal output, and the second frequency spectrum including the feedback signal.
3. The modulator of claim 2 wherein the filtering means comprises a diplexer.
4. The modulator of claim 2 wherein the feedback means includes a voltage divider.
5. A modulation method for use with a modulator having a modulation input and a modulated signal output, the method comprising the steps of:
(a) filtering a set of frequency components from the modulated signal output to provide a filtered signal, and
(b) using the filtered signal to provide a modulator feedback signal to the modulation input.
6. The modulation method of claim 5 wherein the step of filtering is further characterized by separating the modulated signal output into a first frequency spectrum and a second frequency spectrum, such that the first frequency spectrum includes a modulated output signal, and the second frequency spectrum includes the feedback signal.
7. The modulation method of claim 5 wherein the step of using the filtered signal to provide a modulator feedback signal is performed by feeding the filtered signal to a voltage divider.
8. The modulation method of claim 5 wherein modulating signals at the modulation input have an instantaneous value and signals at the modulated signal output have an instantaneous amplitude, the instantaneous value being substantially linearly related to instantaneous amplitude within a region of linear operation characterized by a linear range of voltages having an upper bound and a lower bound, and the step of using the filtered signal to provide a modulator feedback signal is performed so as to increase the difference between the upper bound and the lower bound relative to the difference when no feedback signal is provided, thereby increasing the linearity of the modulator.
9. Apparatus comprising:
(a) a single-balanced modulator having a modulation input, a carrier input, and a modulated signal output, such that signals at the carrier input are substantially cancelled out at the modulated signal output, and signals at the modulation input are present at the modulated signal output;
(b) filtering means for filtering a set of frequency components from the modulated signal output, and
(c) feedback means, coupled to the filtering means, for providing a feedback signal to the modulation input.
10. The apparatus of claim 9 wherein the filtering means comprises a diplexer for separating the modulated signal output into a first frequency spectrum and a second frequency spectrum, the first frequency spectrum including a modulated output signal, and the second frequency spectrum including the feedback signal.
11. The apparatus of claim 9 wherein the feedback means comprises a voltage divider.
12. The apparatus of claim 9 wherein modulating signals at the modulation input have an instantaneous value and signals at the modulated signal output have an instantaneous amplitude, the instantaneous value being substantially linearly related to the instantaneous amplitude within a region of linear operation characterized by a linear range of voltages having an upper bound and a lower bound, and the feedback signal is provided so as to increase the difference between the upper bound and the lower bound relative to the difference when no feedback signal is provided, thereby increasing the linearity of the modulator.
US09/067,867 1998-04-28 1998-04-28 Linear modulator Granted US20020071495A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/067,867 US6400777B1 (en) 1998-04-28 1998-04-28 Linear modulator

Publications (1)

Publication Number Publication Date
US20020071495A1 true US20020071495A1 (en) 2002-06-13

Family

ID=22078951

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/067,867 Granted US20020071495A1 (en) 1998-04-28 1998-04-28 Linear modulator
US09/067,867 Expired - Lifetime US6400777B1 (en) 1998-04-28 1998-04-28 Linear modulator

Family Applications After (1)

Application Number Title Priority Date Filing Date
US09/067,867 Expired - Lifetime US6400777B1 (en) 1998-04-28 1998-04-28 Linear modulator

Country Status (1)

Country Link
US (2) US20020071495A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101034125B1 (en) 2003-04-01 2011-05-13 텔레호낙티에볼라게트 엘엠 에릭슨(피유비엘) Manual mixer
JPWO2023157072A1 (en) * 2022-02-15 2023-08-24

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6744308B1 (en) * 2002-08-30 2004-06-01 Microtune (Texas), L.P. System and method for establishing the input impedance of an amplifier in a stacked configuration
ATE524871T1 (en) * 2003-04-01 2011-09-15 Ericsson Telefon Ab L M PASSIVE MIXER
US8111846B2 (en) * 2007-01-03 2012-02-07 Pacifictech Microelectronics, Inc. Low distortion switching amplifier circuits and methods

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829797A (en) 1972-05-01 1974-08-13 Karkar Electronics Inc Modulator and method
US4198675A (en) * 1978-05-19 1980-04-15 Harris Corporation of Cleveland, Ohio Linearization technique for closed-loop acousto-optic modulators
US4393395A (en) 1981-01-26 1983-07-12 Rca Corporation Balanced modulator with feedback stabilization of carrier balance
JPS60130204A (en) 1983-12-17 1985-07-11 Toshiba Corp Multiplication circuit
US4602226A (en) * 1985-03-21 1986-07-22 General Electric Company Apparatus for the gated modulation of a radio-frequency carrier signal
DE3545006A1 (en) 1985-12-19 1987-07-02 Philips Patentverwaltung MODULATOR
US4727596A (en) 1986-07-16 1988-02-23 Aubrey Jaffer High dynamic range mixer
US5168179A (en) * 1988-11-04 1992-12-01 Silicon Systems, Inc. Balanced modulator for auto zero networks
US5027163A (en) 1988-12-06 1991-06-25 Zenith Electronics Corporation High level wide band RF mixer
EP0451372B1 (en) 1990-04-13 1994-08-17 BELL TELEPHONE MANUFACTURING COMPANY Naamloze Vennootschap Modulator circuit
JPH0417405A (en) 1990-05-10 1992-01-22 Alps Electric Co Ltd Mixer circuit
US5465420A (en) 1993-03-15 1995-11-07 Motorola, Inc. Transconductance mixer with feedback
US5606738A (en) 1994-02-24 1997-02-25 Nippon Telegraph And Telephone Corp. Frequency conversion circuit with linear feedback
US5798674A (en) * 1997-04-08 1998-08-25 Raytheon Company Band Limited AM modulator using linear power amplification
US5909153A (en) * 1998-02-05 1999-06-01 Tripath Technology, Inc. Method and apparatus for compensating for delays in modulator loops

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101034125B1 (en) 2003-04-01 2011-05-13 텔레호낙티에볼라게트 엘엠 에릭슨(피유비엘) Manual mixer
JPWO2023157072A1 (en) * 2022-02-15 2023-08-24
WO2023157072A1 (en) * 2022-02-15 2023-08-24 日本電信電話株式会社 Mixer
JP7709652B2 (en) 2022-02-15 2025-07-17 Ntt株式会社 Mixer

Also Published As

Publication number Publication date
US6400777B1 (en) 2002-06-04

Similar Documents

Publication Publication Date Title
US8107901B2 (en) Feedback loop with adjustable bandwidth
EP1012963B1 (en) Low noise gilbert multiplier cells and quadrature modulators, and related methods
US8019312B2 (en) DC offset calibration for a radio transceiver mixer
US8265571B2 (en) Circuit arrangement with improved decoupling
US5661485A (en) Homodyne receiver apparatus and method
US7692495B2 (en) Tunable RF bandpass transconductance amplifier
EP1784913A1 (en) Balanced mixer using fits
WO2009158272A2 (en) Systems and methods for implementing a harmonic rejection mixer
US11171609B2 (en) Systems and methods for detecting local oscillator leakage and image tone in I/Q mixer based transceivers
WO2009123583A1 (en) Tunable rf bandpass transconductance amplifier
US5590411A (en) Method and apparatus for suppressing spurious third-order responses in transceivers
CN108777671A (en) A kind of ultra-wideband orthogonal demodulates compensation method and the device of receiver
EP1183841B1 (en) Compensation of mismatch in quadrature devices
EP1199796B1 (en) Frequency Converter
JP2004166204A (en) Frequency converter and wireless transceiver
US6184747B1 (en) Differential filter with gyrator
US8989681B2 (en) Calibration of communication apparatus
US6400777B1 (en) Linear modulator
JP4826960B2 (en) Balanced mixer with load impedance calibration means
JP4809962B2 (en) Modulator and mobile station
EP1698048B1 (en) Mixer with feedback
US5915223A (en) Multimode radiotelephone
US7493097B2 (en) High dynamic range compact mixer output stage for a wireless receiver
US12028033B2 (en) Filter circuitry using active inductor
US3241080A (en) Wide-band amplifier

Legal Events

Date Code Title Description
AS Assignment

Owner name: CITIBANK, N.A., AS ADMINISTRATIVE AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:AVAYA, INC.;AVAYA TECHNOLOGY LLC;OCTEL COMMUNICATIONS LLC;AND OTHERS;REEL/FRAME:020156/0149

Effective date: 20071026

AS Assignment

Owner name: CITICORP USA, INC., AS ADMINISTRATIVE AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:AVAYA, INC.;AVAYA TECHNOLOGY LLC;OCTEL COMMUNICATIONS LLC;AND OTHERS;REEL/FRAME:020166/0705

Effective date: 20071026

Owner name: CITICORP USA, INC., AS ADMINISTRATIVE AGENT, NEW Y

Free format text: SECURITY AGREEMENT;ASSIGNORS:AVAYA, INC.;AVAYA TECHNOLOGY LLC;OCTEL COMMUNICATIONS LLC;AND OTHERS;REEL/FRAME:020166/0705

Effective date: 20071026

AS Assignment

Owner name: BANK OF NEW YORK MELLON TRUST, NA, AS NOTES COLLATERAL AGENT, THE, PENNSYLVANIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:AVAYA INC., A DELAWARE CORPORATION;REEL/FRAME:025863/0535

Effective date: 20110211

Owner name: BANK OF NEW YORK MELLON TRUST, NA, AS NOTES COLLAT

Free format text: SECURITY AGREEMENT;ASSIGNOR:AVAYA INC., A DELAWARE CORPORATION;REEL/FRAME:025863/0535

Effective date: 20110211

AS Assignment

Owner name: BANK OF NEW YORK MELLON TRUST COMPANY, N.A., THE, PENNSYLVANIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:AVAYA, INC.;REEL/FRAME:030083/0639

Effective date: 20130307

Owner name: BANK OF NEW YORK MELLON TRUST COMPANY, N.A., THE,

Free format text: SECURITY AGREEMENT;ASSIGNOR:AVAYA, INC.;REEL/FRAME:030083/0639

Effective date: 20130307

AS Assignment

Owner name: CITIBANK, N.A., AS ADMINISTRATIVE AGENT, NEW YORK

Free format text: SECURITY INTEREST;ASSIGNORS:AVAYA INC.;AVAYA INTEGRATED CABINET SOLUTIONS INC.;OCTEL COMMUNICATIONS CORPORATION;AND OTHERS;REEL/FRAME:041576/0001

Effective date: 20170124

AS Assignment

Owner name: SILICON VALLEY BANK, CALIFORNIA

Free format text: SECOND AMENDED AND RESTATED PATENT AND TRADEMARK SECURITY AGREEMENT;ASSIGNOR:EXTREME NETWORKS, INC.;REEL/FRAME:043200/0614

Effective date: 20170714

AS Assignment

Owner name: EXTREME NETWORKS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAYA INC.;AVAYA COMMUNICATION ISRAEL LTD;AVAYA HOLDINGS LIMITED;REEL/FRAME:043569/0047

Effective date: 20170714

AS Assignment

Owner name: SILICON VALLEY BANK, CALIFORNIA

Free format text: THIRD AMENDED AND RESTATED PATENT AND TRADEMARK SECURITY AGREEMENT;ASSIGNOR:EXTREME NETWORKS, INC.;REEL/FRAME:044639/0300

Effective date: 20171027

AS Assignment

Owner name: AVAYA INTEGRATED CABINET SOLUTIONS INC., CALIFORNIA

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531

Effective date: 20171128

Owner name: OCTEL COMMUNICATIONS LLC (FORMERLY KNOWN AS OCTEL COMMUNICATIONS CORPORATION), CALIFORNIA

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531

Effective date: 20171128

Owner name: AVAYA INC., CALIFORNIA

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 025863/0535;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST, NA;REEL/FRAME:044892/0001

Effective date: 20171128

Owner name: AVAYA INC. (FORMERLY KNOWN AS AVAYA TECHNOLOGY COR

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 012761/0977;ASSIGNOR:THE BANK OF NEW YORK;REEL/FRAME:044892/0822

Effective date: 20171128

Owner name: AVAYA INC., CALIFORNIA

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531

Effective date: 20171128

Owner name: VPNET TECHNOLOGIES, INC., CALIFORNIA

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531

Effective date: 20171128

Owner name: OCTEL COMMUNICATIONS LLC (FORMERLY KNOWN AS OCTEL

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531

Effective date: 20171128

Owner name: AVAYA INTEGRATED CABINET SOLUTIONS INC., CALIFORNI

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 041576/0001;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:044893/0531

Effective date: 20171128

Owner name: AVAYA INC., CALIFORNIA

Free format text: BANKRUPTCY COURT ORDER RELEASING ALL LIENS INCLUDING THE SECURITY INTEREST RECORDED AT REEL/FRAME 030083/0639;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:045012/0666

Effective date: 20171128

AS Assignment

Owner name: SIERRA HOLDINGS CORP., NEW JERSEY

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP USA, INC.;REEL/FRAME:045032/0213

Effective date: 20171215

Owner name: AVAYA, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP USA, INC.;REEL/FRAME:045032/0213

Effective date: 20171215

Owner name: VPNET TECHNOLOGIES, INC., NEW JERSEY

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP USA, INC.;REEL/FRAME:045032/0213

Effective date: 20171215

Owner name: OCTEL COMMUNICATIONS LLC, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP USA, INC.;REEL/FRAME:045032/0213

Effective date: 20171215

Owner name: AVAYA TECHNOLOGY, LLC, NEW JERSEY

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP USA, INC.;REEL/FRAME:045032/0213

Effective date: 20171215

AS Assignment

Owner name: BANK OF MONTREAL, NEW YORK

Free format text: SECURITY INTEREST;ASSIGNOR:EXTREME NETWORKS, INC.;REEL/FRAME:046050/0546

Effective date: 20180501

Owner name: EXTREME NETWORKS, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:046051/0775

Effective date: 20180501