[go: up one dir, main page]

US20020058381A1 - Method for manufacturing a nonvolatile memory - Google Patents

Method for manufacturing a nonvolatile memory Download PDF

Info

Publication number
US20020058381A1
US20020058381A1 US09/987,391 US98739101A US2002058381A1 US 20020058381 A1 US20020058381 A1 US 20020058381A1 US 98739101 A US98739101 A US 98739101A US 2002058381 A1 US2002058381 A1 US 2002058381A1
Authority
US
United States
Prior art keywords
forming
insulating film
trench
substrate
sidewalls
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/987,391
Other versions
US6444525B1 (en
Inventor
Da Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MagnaChip Semiconductor Ltd
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, DA SOON
Publication of US20020058381A1 publication Critical patent/US20020058381A1/en
Application granted granted Critical
Publication of US6444525B1 publication Critical patent/US6444525B1/en
Assigned to MAGNACHIP SEMICONDUCTOR, LTD. reassignment MAGNACHIP SEMICONDUCTOR, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HYNIX SEMICONDUCTOR, INC.
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0411—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having floating gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/681—Floating-gate IGFETs having only two programming levels
    • H10D30/684—Floating-gate IGFETs having only two programming levels programmed by hot carrier injection
    • H10D30/685—Floating-gate IGFETs having only two programming levels programmed by hot carrier injection from the channel
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/6891—Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode
    • H10D30/6894—Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode having one gate at least partly in a trench
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/031—Manufacture or treatment of data-storage electrodes
    • H10D64/035—Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors

Definitions

  • the present invention relates to a method for manufacturing a semiconductor memory, and more particularly, to a method for manufacturing a nonvolatile memory.
  • semiconductor memories such as a static random access memory (SRAM), a dynamic random access memory (DRAM), and a read only memory (RAM), for example, have been widely used.
  • SRAM static random access memory
  • DRAM dynamic random access memory
  • RAM read only memory
  • the DRAM is most widely used due to the spread of personal computers.
  • the DRAM commands more than 80% of the semiconductor memory market.
  • nonvolatile memories have begun to substitute for DRAM memories.
  • nonvolatile memories such as flash and electrically erasable programmable ROM (EEPROM), for example, may substitute for the DRAM memory.
  • EEPROM electrically erasable programmable ROM
  • an area of the nonvolatile memory is increased when a select gate is selected considering a size of a memory cell. Therefore, only a few ranking semiconductor corporations can mass-manufacture the nonvolatile memory due to sophisticated manufacturing process steps. Accordingly, it is most important to minimize the size of the nonvolatile memory and to simplify the manufacturing process steps.
  • the present invention is directed to a method for manufacturing a nonvolatile memory that substantially obviates one or more problems due to limitations and disadvantages of the related art.
  • An object of the present invention is to provide a method for manufacturing a vertical nonvolatile memory having two trenches to minimize size.
  • Another object of the present invention is provide a method for manufacturing a nonvolatile memory using a reduced number of masks, thereby simplifying manufacturing processing.
  • a method for manufacturing a nonvolatile memory includes forming a first trench of a first width in a substrate of a first conductivity type, forming a second trench within the first trench, having a second width smaller than the first width of the first trench, injecting ions into a surface of the substrate and into sidewalls of the first and second trenches to adjust a threshold voltage, forming first insulating film sidewalls on the sidewalls of the first and second trenches, forming source and drain regions by injecting second conductive impurity ions into the substrate and bottom surfaces of the first and second trenches, depositing a second insulating film on the substrate, forming a floating gate and a gate electrode on sidewalls of the second insulating film within the first and second trenches, depositing a third insulating film on the substrate, and forming a control gate on sidewalls of the third insulating
  • FIG. 1 illustrates a circuit diagram and an operation characteristic table of a general nonvolatile memory according to a related art
  • FIGS. 2A to 2 O are cross sectional views showing exemplary manufacturing process steps of a nonvolatile memory according to the present invention.
  • FIG. 1 illustrates a circuit diagram of a nonvolatile memory according to a related art and a table showing voltages applied according to operation of each mode.
  • a nonvolatile memory cell includes a select transistor Q 1 and an EPROM that includes a floating gate fg and a control gate cg, wherein the select transistor Q 1 selects the nonvolatile memory cell.
  • a voltage of 0V is applied to a source terminal of the nonvolatile memory, a voltage of 5V is applied to a drain terminal, a voltage of 12V is applied to the control gate cg of the EPPROM, and a voltage of 2V is applied to a GATE of the select transistor Q 1 .
  • Electric charge tunnels through to the floating gate fg according to the voltage applied to the drain terminal, and is stored in the floating gate fg. Accordingly, data 1 or 0 is programmed according to the electric charge of the floating gate fg.
  • a voltage of 0V is applied to the source terminal, a voltage of 5V is applied to the drain terminal, a voltage of 11V is applied to the control gate cg of the EEPROM, and a voltage of 0V is applied to the GATE of the select transistor. Therefore, the electric charge stored in the floating gate fg is discharged.
  • a voltage of 0V is applied to the source terminal, a voltage of 2V is applied to the drain terminal, a voltage of 5V is applied to the control gate cg of the EEPROM, a voltage of 5V is applied to the GATE of the select transistor, so that data 1 or 0 is read according to the electric charge stored in the floating gate fg of the EPPROM.
  • FIGS. 2A to 2 O illustrate exemplary manufacturing process steps of the nonvolatile memory according to the present invention.
  • a first photoresist 2 may be deposited on a p-type silicon substrate 1 , and partially removed by photolithographic processing, for example, to form a first trench 3 .
  • the first photoresist 2 is removed, and a second photoresist 4 may be deposited on an entire surface of the p-type silicon substrate 1 . Then, exposure and developing processes may be performed to expose a bottom surface of the first trench 3 . Subsequently, the bottom surface of the first trench 3 is partially removed, thereby forming a second trench 5 within the first trench, wherein the second trench 5 may be narrower than the first trench 3 .
  • the second photoresist 4 may be removed, and p-type and/or n-type ions may be injected, for example, into surfaces of the first and second trenches 3 and 5 to control a threshold voltage.
  • a first oxide film 6 may be deposited, for example, on the entire surface of the p-type silicon substrate to fill the first and second trenches 3 and 5 .
  • the first oxide film 6 may be removed by an anisotropic etching process, for example, thereby forming sidewall oxide films 6 a at sidewalls of the first and second trenches 3 and 5 .
  • n-type impurity ions may be injected, for example, into surfaces of the exposed substrate and bottom surfaces of the first and second trenches 3 and 5 , thereby forming source and drain regions 7 .
  • the n-type impurity ions may not be injected into the sidewall oxide films 6 a , and may be partially injected into the exposed portion from the sidewall oxide films 6 a.
  • a second oxide film 8 functioning as a gate insulating film, may be deposited, for example, on the entire surface of the substrate including the source and drain regions 7 .
  • a first polysilicon film 9 may be formed on the second oxide film 8 .
  • the first polysilicon film 9 may be deposited, for example, to fill the second trench 5 using flow characteristic of the first polysilicon film 9 .
  • POCL 3 processing or ion injection for example, may be performed on the substrate, thereby adjusting resistance of the polysilicon film 9 .
  • the first polysilicon film 9 may be etched, for example, to form portion on sidewalls of the first trench 3 and within the second trench 5 .
  • the first polysilicon film 9 formed within the second trench 5 may be selectively removed to form portions on both sidewalls of the second trench 5 , thereby respectively forming a floating gate 9 a of the EEPROM, and a gate 9 b of a select transistor. Accordingly, the floating gate 9 a is formed at the sidewall of the first trench 3 , and the gate 9 b of the select transistor may be formed at the sidewall of the second trench 5 .
  • a third oxide film 11 may be formed on the entire surface of the substrate 1 to fill the second trench 5 . Accordingly, the third oxide film 11 may serve as an insulating interlayer between the floating gate 9 a and a control gate.
  • a second polysilicon film 12 may be deposited, for example, on the entire surface of the substrate 1 .
  • the second polysilicon film 12 may be etched, for example, thereby forming a control gate 12 a of the EPPROM at the sidewalls of the first trench 3 .
  • POCL 3 processing or ion injection for example, may be performed, thereby adjusting a resistance of the second polysilicon film 12 .
  • a fourth oxide film 13 may be deposited, for example, on the entire surface of the substrate 1 .
  • the second, third and fourth oxide films 8 , 11 and 13 may be selectively removed to expose the source and drain regions 7 that are formed in the bottom surface of the second trench 5 , thereby forming a contact hole. Then, a metal plug 14 , for example, may be formed in the contact hole, thereby completing the nonvolatile memory of the present invention.

Landscapes

  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)

Abstract

A method for manufacturing a nonvolatile memory includes steps of forming a first trench of a first width in a substrate of a first conductivity type, forming a second trench within the first trench, having a second width smaller than the first width of the first trench, injecting ions into a surface of the substrate and into sidewalls of the first and second trenches to adjust a threshold voltage, forming first insulating films sidewalls on the sidewalls of the first and second trenches, forming source and drain regions by injecting second conductive impurity ions into the substrate and bottom surfaces of the first and second trenches, depositing a second insulating film on the substrate, forming a floating gate and a gate electrode on sidewalls of the second insulating film within the first and second trenches, depositing a third insulating film on the substrate, and forming a control gate on sidewalls of the third insulating film at a sidewall of the first trench.

Description

  • The present invention claims the benefit of Korean Patent Application No. P2000-67718 filed in Korea on Nov. 15, 2000, which is hereby incorporated by reference. [0001]
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention relates to a method for manufacturing a semiconductor memory, and more particularly, to a method for manufacturing a nonvolatile memory. [0003]
  • 2. Background of the Related Art [0004]
  • In general, semiconductor memories, such as a static random access memory (SRAM), a dynamic random access memory (DRAM), and a read only memory (RAM), for example, have been widely used. The DRAM is most widely used due to the spread of personal computers. The DRAM commands more than 80% of the semiconductor memory market. [0005]
  • Presently, nonvolatile memories have begun to substitute for DRAM memories. In several years, nonvolatile memories, such as flash and electrically erasable programmable ROM (EEPROM), for example, may substitute for the DRAM memory. However, in a related art nonvolatile memory technology, an area of the nonvolatile memory is increased when a select gate is selected considering a size of a memory cell. Therefore, only a few ranking semiconductor corporations can mass-manufacture the nonvolatile memory due to sophisticated manufacturing process steps. Accordingly, it is most important to minimize the size of the nonvolatile memory and to simplify the manufacturing process steps. [0006]
    • SUMMARY OF THE INVENTION
  • Accordingly, the present invention is directed to a method for manufacturing a nonvolatile memory that substantially obviates one or more problems due to limitations and disadvantages of the related art. [0007]
  • An object of the present invention is to provide a method for manufacturing a vertical nonvolatile memory having two trenches to minimize size. [0008]
  • Another object of the present invention is provide a method for manufacturing a nonvolatile memory using a reduced number of masks, thereby simplifying manufacturing processing. [0009]
  • Additional features and advantages of the invention will be set forth in the description which follows, and in part will apparent from the description, or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings. [0010]
  • To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, a method for manufacturing a nonvolatile memory includes forming a first trench of a first width in a substrate of a first conductivity type, forming a second trench within the first trench, having a second width smaller than the first width of the first trench, injecting ions into a surface of the substrate and into sidewalls of the first and second trenches to adjust a threshold voltage, forming first insulating film sidewalls on the sidewalls of the first and second trenches, forming source and drain regions by injecting second conductive impurity ions into the substrate and bottom surfaces of the first and second trenches, depositing a second insulating film on the substrate, forming a floating gate and a gate electrode on sidewalls of the second insulating film within the first and second trenches, depositing a third insulating film on the substrate, and forming a control gate on sidewalls of the third insulating film at a sidewall of the first trench. [0011]
  • It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.[0012]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiments of the invention and together with the description serve to explain the principle of the invention. In the drawings: [0013]
  • FIG. 1 illustrates a circuit diagram and an operation characteristic table of a general nonvolatile memory according to a related art; and [0014]
  • FIGS. 2A to [0015] 2O are cross sectional views showing exemplary manufacturing process steps of a nonvolatile memory according to the present invention.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. [0016]
  • FIG. 1 illustrates a circuit diagram of a nonvolatile memory according to a related art and a table showing voltages applied according to operation of each mode. In FIG. 1, a nonvolatile memory cell includes a select transistor Q[0017] 1 and an EPROM that includes a floating gate fg and a control gate cg, wherein the select transistor Q1 selects the nonvolatile memory cell.
  • To program data in the nonvolatile memory cell, a voltage of 0V is applied to a source terminal of the nonvolatile memory, a voltage of 5V is applied to a drain terminal, a voltage of 12V is applied to the control gate cg of the EPPROM, and a voltage of 2V is applied to a GATE of the select transistor Q[0018] 1. Electric charge tunnels through to the floating gate fg according to the voltage applied to the drain terminal, and is stored in the floating gate fg. Accordingly, data 1 or 0 is programmed according to the electric charge of the floating gate fg.
  • To erase the data stored in the EEPROM, a voltage of 0V is applied to the source terminal, a voltage of 5V is applied to the drain terminal, a voltage of 11V is applied to the control gate cg of the EEPROM, and a voltage of 0V is applied to the GATE of the select transistor. Therefore, the electric charge stored in the floating gate fg is discharged. [0019]
  • To read the programmed data, a voltage of 0V is applied to the source terminal, a voltage of 2V is applied to the drain terminal, a voltage of 5V is applied to the control gate cg of the EEPROM, a voltage of 5V is applied to the GATE of the select transistor, so that [0020] data 1 or 0 is read according to the electric charge stored in the floating gate fg of the EPPROM.
  • FIGS. 2A to [0021] 2O illustrate exemplary manufacturing process steps of the nonvolatile memory according to the present invention.
  • In FIG. 2A, a first photoresist [0022] 2 may be deposited on a p-type silicon substrate 1, and partially removed by photolithographic processing, for example, to form a first trench 3.
  • In FIG. 2B, the first photoresist [0023] 2 is removed, and a second photoresist 4 may be deposited on an entire surface of the p-type silicon substrate 1. Then, exposure and developing processes may be performed to expose a bottom surface of the first trench 3. Subsequently, the bottom surface of the first trench 3 is partially removed, thereby forming a second trench 5 within the first trench, wherein the second trench 5 may be narrower than the first trench 3.
  • In FIG. 2C, the second photoresist [0024] 4 may be removed, and p-type and/or n-type ions may be injected, for example, into surfaces of the first and second trenches 3 and 5 to control a threshold voltage.
  • In FIG. 2D, a [0025] first oxide film 6 may be deposited, for example, on the entire surface of the p-type silicon substrate to fill the first and second trenches 3 and 5.
  • In FIG. 2E, the [0026] first oxide film 6 may be removed by an anisotropic etching process, for example, thereby forming sidewall oxide films 6 a at sidewalls of the first and second trenches 3 and 5.
  • In FIG. 2F, n-type impurity ions may be injected, for example, into surfaces of the exposed substrate and bottom surfaces of the first and [0027] second trenches 3 and 5, thereby forming source and drain regions 7. The n-type impurity ions may not be injected into the sidewall oxide films 6 a, and may be partially injected into the exposed portion from the sidewall oxide films 6 a.
  • In FIG. 2G, a [0028] second oxide film 8, functioning as a gate insulating film, may be deposited, for example, on the entire surface of the substrate including the source and drain regions 7.
  • In FIG. 2H, a [0029] first polysilicon film 9 may be formed on the second oxide film 8. The first polysilicon film 9 may be deposited, for example, to fill the second trench 5 using flow characteristic of the first polysilicon film 9. After depositing the first polysilicon film 9, POCL3 processing or ion injection, for example, may be performed on the substrate, thereby adjusting resistance of the polysilicon film 9.
  • In FIG. 2I, the [0030] first polysilicon film 9 may be etched, for example, to form portion on sidewalls of the first trench 3 and within the second trench 5.
  • In FIG. 2J, the [0031] first polysilicon film 9 formed within the second trench 5 may be selectively removed to form portions on both sidewalls of the second trench 5, thereby respectively forming a floating gate 9 a of the EEPROM, and a gate 9 b of a select transistor. Accordingly, the floating gate 9 a is formed at the sidewall of the first trench 3, and the gate 9 b of the select transistor may be formed at the sidewall of the second trench 5.
  • In FIG. 2K, a [0032] third oxide film 11 may be formed on the entire surface of the substrate 1 to fill the second trench 5. Accordingly, the third oxide film 11 may serve as an insulating interlayer between the floating gate 9 a and a control gate.
  • In FIG. 2L, a [0033] second polysilicon film 12 may be deposited, for example, on the entire surface of the substrate 1.
  • In FIG. 2M, the [0034] second polysilicon film 12 may be etched, for example, thereby forming a control gate 12 a of the EPPROM at the sidewalls of the first trench 3. After depositing the second polysilicon film 12, POCL3 processing or ion injection, for example, may be performed, thereby adjusting a resistance of the second polysilicon film 12.
  • In FIG. 2N, a [0035] fourth oxide film 13 may be deposited, for example, on the entire surface of the substrate 1.
  • In FIG. 2O, the second, third and [0036] fourth oxide films 8, 11 and 13 may be selectively removed to expose the source and drain regions 7 that are formed in the bottom surface of the second trench 5, thereby forming a contact hole. Then, a metal plug 14, for example, may be formed in the contact hole, thereby completing the nonvolatile memory of the present invention.
  • It will be apparent to those skilled in the art that various modifications and variations can be made in the method for manufacturing a nonvolatile memory of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents. [0037]

Claims (11)

What is claimed is:
1. A method for manufacturing a nonvolatile memory comprising the steps of:
forming a first trench of a first width in a substrate of a first conductivity type;
forming a second trench within the first trench, having a second width smaller than the first width of the first trench;
injecting ions into a surface of the substrate and into sidewalls of the first and second trenches to adjust a threshold voltage;
forming first insulating film sidewalls on the sidewalls of the first and second trenches;
forming source and drain regions by injecting second conductive impurity ions into the substrate and bottom surfaces of the first and second trenches;
depositing a second insulating film on the substrate;
forming a floating gate and a gate electrode on sidewalls of the second insulating film within the first and second trenches;
depositing a third insulating film on the substrate; and
forming a control gate on sidewalls of the third insulating film at a sidewall of the first trench.
2. The method according to claim 1, wherein the step of injecting ions into a surface of the substrate and into sidewalls of the first and second trenches includes tilt ions.
3. The method according to claim 1, wherein the step of forming the floating gate and the gate electrode includes the steps of forming a conductive film on the second insulating film, and patterning the conductive film to remain only on the second insulating film within the first and second trenches.
4. The method according to claim 3, further comprising the step of adjusting a resistance of the conductive film after forming the conductive film using one of injecting ions and POCL3 processing.
5. The method according to claim 3, wherein the conductive film is formed of polysilicon.
6. The method according to claim 1, wherein the third insulating film is formed to fill the second trench.
7. The method according to claim 1, further comprising the steps of:
depositing a fourth insulating film on the substrate;
forming a contact hole by selectively removing the second, third, and fourth insulating films to expose the source and drain regions formed on the bottom surface of the second trench; and
forming a metal plug in the contact hole.
8. The method according to claim 7, wherein the fourth insulating film is formed of an oxide film.
9. The method according to claim 1, wherein the first insulating film, the second insulating film and the third insulating film are formed of an oxide film.
10. The method according to claim 1, wherein the control gate is formed by depositing a polysilicon film, and etching the polysilicon film to remain only on the sidewalls of the third insulating film.
11. The method according to claim 10, further comprising the step of adjusting a resistance of the polysilicon film by one of POCL3 processing and ion injection after the step of depositing the polysilicon film.
US09/987,391 2000-11-15 2001-11-14 Method for manufacturing a nonvolatile memory Expired - Fee Related US6444525B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR1020000067718A KR100364803B1 (en) 2000-11-15 2000-11-15 Method for manufacturing Nonvolatile Memory
KRP2000-67718 2000-11-15
KRP00-67718 2000-11-15

Publications (2)

Publication Number Publication Date
US20020058381A1 true US20020058381A1 (en) 2002-05-16
US6444525B1 US6444525B1 (en) 2002-09-03

Family

ID=19699087

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/987,391 Expired - Fee Related US6444525B1 (en) 2000-11-15 2001-11-14 Method for manufacturing a nonvolatile memory

Country Status (3)

Country Link
US (1) US6444525B1 (en)
JP (1) JP2002198447A (en)
KR (1) KR100364803B1 (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030227048A1 (en) * 2002-04-01 2003-12-11 Sohrab Kianian Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried bit-line and raised source line, and a memory array made thereby
US20040197997A1 (en) * 2003-04-07 2004-10-07 Dana Lee Method of manufacturing an isolation-less, contact-less array of bi-directional read/program non-volatile floating gate memory cells with independent controllable control gates
US6818939B1 (en) * 2003-07-18 2004-11-16 Semiconductor Components Industries, L.L.C. Vertical compound semiconductor field effect transistor structure
US20040232472A1 (en) * 2000-03-28 2004-11-25 Kabushhiki Kaisha Toshiba Nonvolatile semiconductor memory and method of manufacturing the same
US20040238879A1 (en) * 2003-05-27 2004-12-02 Fujio Masuoka Semiconductor memory device and manufacturing method for the same
US20050045944A1 (en) * 2003-02-14 2005-03-03 Achim Gratz Semiconductor circuit arrangement with trench isolation and fabrication method
US20050269624A1 (en) * 2002-04-05 2005-12-08 Hu Yaw W Self-aligned method of forming a semiconductor memory array of floating gate memory cells with buried source line and floating gate
EP1432040A3 (en) * 2002-12-05 2007-02-21 Fujio Masuoka Semiconductor memory device and its production process
US20080132016A1 (en) * 2006-12-04 2008-06-05 Hynix Semiconductor Inc. Method of manufacturing a flash memory device
US20080242008A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Method of making three dimensional nand memory
US20080239818A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Three dimensional nand memory
US20080237698A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Method of making three dimensional nand memory
US20080242034A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Method of making three dimensional nand memory
US20080237602A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Three dimensional nand memory
WO2008118433A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Three dimensional nand memory and method of making thereof
WO2008118432A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Three dimensional nand memory and method of making thereof
US7575973B2 (en) 2007-03-27 2009-08-18 Sandisk 3D Llc Method of making three dimensional NAND memory
US20120193705A1 (en) * 2011-02-01 2012-08-02 Samsung Electronics Co., Ltd. Vertical nonvolatile memory devices having reference features

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6649477B2 (en) * 2001-10-04 2003-11-18 General Semiconductor, Inc. Method for fabricating a power semiconductor device having a voltage sustaining layer with a terraced trench facilitating formation of floating islands
TW533551B (en) * 2002-05-01 2003-05-21 Nanya Technology Corp Vertical split gate flash memory and its formation method
DE10241173A1 (en) * 2002-09-05 2004-03-11 Infineon Technologies Ag Semiconductor memory with vertical memory transistors in a cell array arrangement with 1-2F2 cells
TW578274B (en) * 2003-01-17 2004-03-01 Nanya Technology Corp Vertical flash memory cell with tip-shape floating gate and method therefor
US6893921B2 (en) * 2003-04-10 2005-05-17 Mosel Vitelic, Inc. Nonvolatile memories with a floating gate having an upward protrusion
US6815758B1 (en) * 2003-08-22 2004-11-09 Powerchip Semiconductor Corp. Flash memory cell
CN100361303C (en) * 2003-08-28 2008-01-09 力晶半导体股份有限公司 Flash memory cell and method of manufacturing the same
US7242050B2 (en) * 2003-11-13 2007-07-10 Silicon Storage Technology, Inc. Stacked gate memory cell with erase to gate, array, and method of manufacturing
JP4241444B2 (en) * 2004-03-10 2009-03-18 富士雄 舛岡 Manufacturing method of semiconductor device
US7816728B2 (en) * 2005-04-12 2010-10-19 International Business Machines Corporation Structure and method of fabricating high-density trench-based non-volatile random access SONOS memory cells for SOC applications
KR101427362B1 (en) * 2006-09-19 2014-08-07 샌디스크 테크놀로지스, 인코포레이티드 Array of non-volatile memory cells with floating gates formed of spacers in substrate trenches
US8120095B2 (en) * 2007-12-13 2012-02-21 International Business Machines Corporation High-density, trench-based non-volatile random access SONOS memory SOC applications

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01191480A (en) * 1988-01-27 1989-08-01 Toshiba Corp Nonvolatile memory cell
US5386132A (en) * 1992-11-02 1995-01-31 Wong; Chun C. D. Multimedia storage system with highly compact memory device
KR0123781B1 (en) * 1994-01-13 1997-11-25 문정환 Eprom semiconductor device and the fabricating method thereof
KR0166840B1 (en) * 1995-05-12 1999-01-15 문정환 Semiconductor device having a recess channel structure
JP2882389B2 (en) * 1996-11-12 1999-04-12 日本電気株式会社 Nonvolatile semiconductor memory device and method of manufacturing the same
US5973356A (en) * 1997-07-08 1999-10-26 Micron Technology, Inc. Ultra high density flash memory
KR100244292B1 (en) * 1997-07-09 2000-02-01 김영환 Manufacturing method of nonvolatile memory device
US6127226A (en) * 1997-12-22 2000-10-03 Taiwan Semiconductor Manufacturing Company Method for forming vertical channel flash memory cell using P/N junction isolation
US6093606A (en) * 1998-03-05 2000-07-25 Taiwan Semiconductor Manufacturing Company Method of manufacture of vertical stacked gate flash memory device
JP3309960B2 (en) * 1998-09-07 2002-07-29 日本電気株式会社 Manufacturing method of nonvolatile semiconductor memory device
JP3743189B2 (en) * 1999-01-27 2006-02-08 富士通株式会社 Nonvolatile semiconductor memory device and manufacturing method thereof
JP4117998B2 (en) * 2000-03-30 2008-07-16 シャープ株式会社 Nonvolatile semiconductor memory device, reading, writing and erasing methods thereof, and manufacturing method thereof

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040232472A1 (en) * 2000-03-28 2004-11-25 Kabushhiki Kaisha Toshiba Nonvolatile semiconductor memory and method of manufacturing the same
US7115474B2 (en) * 2000-03-28 2006-10-03 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory and method of manufacturing the same
US20050104115A1 (en) * 2002-04-01 2005-05-19 Sohrab Kianian Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried bit-line and raised source line, and a memory array made thereby
US20030227048A1 (en) * 2002-04-01 2003-12-11 Sohrab Kianian Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried bit-line and raised source line, and a memory array made thereby
US7411246B2 (en) 2002-04-01 2008-08-12 Silicon Storage Technology, Inc. Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried bit-line and raised source line, and a memory array made thereby
US7326614B2 (en) * 2002-04-01 2008-02-05 Silicon Storage Technology, Inc. Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried bit-line and raised source line, and a memory array made thereby
US7537996B2 (en) 2002-04-05 2009-05-26 Silicon Storage Technology, Inc. Self-aligned method of forming a semiconductor memory array of floating gate memory cells with buried source line and floating gate
US20050269624A1 (en) * 2002-04-05 2005-12-08 Hu Yaw W Self-aligned method of forming a semiconductor memory array of floating gate memory cells with buried source line and floating gate
EP1432040A3 (en) * 2002-12-05 2007-02-21 Fujio Masuoka Semiconductor memory device and its production process
US20050045944A1 (en) * 2003-02-14 2005-03-03 Achim Gratz Semiconductor circuit arrangement with trench isolation and fabrication method
US7129540B2 (en) * 2003-02-14 2006-10-31 Infineon Technologies Ag Semiconductor circuit arrangement with trench isolation and fabrication method
US20040197997A1 (en) * 2003-04-07 2004-10-07 Dana Lee Method of manufacturing an isolation-less, contact-less array of bi-directional read/program non-volatile floating gate memory cells with independent controllable control gates
EP1482555A3 (en) * 2003-05-27 2007-06-27 Fujio Masuoka Semiconductor memory device and manufacturing method for the same
US7315059B2 (en) 2003-05-27 2008-01-01 Fujio Masuoka Semiconductor memory device and manufacturing method for the same
US20040238879A1 (en) * 2003-05-27 2004-12-02 Fujio Masuoka Semiconductor memory device and manufacturing method for the same
US6818939B1 (en) * 2003-07-18 2004-11-16 Semiconductor Components Industries, L.L.C. Vertical compound semiconductor field effect transistor structure
US20080132016A1 (en) * 2006-12-04 2008-06-05 Hynix Semiconductor Inc. Method of manufacturing a flash memory device
US7659159B2 (en) * 2006-12-04 2010-02-09 Hynix Semiconductor Inc. Method of manufacturing a flash memory device
US20080242034A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Method of making three dimensional nand memory
US7575973B2 (en) 2007-03-27 2009-08-18 Sandisk 3D Llc Method of making three dimensional NAND memory
US20080237602A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Three dimensional nand memory
WO2008118433A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Three dimensional nand memory and method of making thereof
WO2008118432A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Three dimensional nand memory and method of making thereof
US7514321B2 (en) 2007-03-27 2009-04-07 Sandisk 3D Llc Method of making three dimensional NAND memory
US20080239818A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Three dimensional nand memory
US20080237698A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Method of making three dimensional nand memory
US20080242008A1 (en) * 2007-03-27 2008-10-02 Sandisk 3D Llc Method of making three dimensional nand memory
US7745265B2 (en) 2007-03-27 2010-06-29 Sandisk 3D, Llc Method of making three dimensional NAND memory
US7808038B2 (en) 2007-03-27 2010-10-05 Sandisk 3D Llc Method of making three dimensional NAND memory
US7848145B2 (en) 2007-03-27 2010-12-07 Sandisk 3D Llc Three dimensional NAND memory
US7851851B2 (en) 2007-03-27 2010-12-14 Sandisk 3D Llc Three dimensional NAND memory
US20120193705A1 (en) * 2011-02-01 2012-08-02 Samsung Electronics Co., Ltd. Vertical nonvolatile memory devices having reference features
US8836020B2 (en) * 2011-02-01 2014-09-16 Samsung Electronics Co., Ld. Vertical nonvolatile memory devices having reference features
KR101834930B1 (en) 2011-02-01 2018-03-06 삼성전자 주식회사 Vertical structure non-volatile memory device

Also Published As

Publication number Publication date
KR20020037813A (en) 2002-05-23
US6444525B1 (en) 2002-09-03
KR100364803B1 (en) 2002-12-16
JP2002198447A (en) 2002-07-12

Similar Documents

Publication Publication Date Title
US6444525B1 (en) Method for manufacturing a nonvolatile memory
US8679915B2 (en) Non-volatile semiconductor device and method of fabricating embedded non-volatile semiconductor memory device with sidewall gate
US7196936B2 (en) Ballistic injection NROM flash memory
US6809966B2 (en) Non-volatile semiconductor memory device and fabricating method thereof
KR20010074775A (en) A single polysilicon flash eeprom and method for making same
US20090021986A1 (en) Operating method of non-volatile memory device
US20020113272A1 (en) Embedded type flash memory structure and method for operating the same
US6194269B1 (en) Method to improve cell performance in split gate flash EEPROM
US20060244038A1 (en) Split gate flash memory cell with ballistic injection
US6914826B2 (en) Flash memory structure and operating method thereof
WO1990001804A1 (en) Method and apparatus for forming a side wall contact in a nonvolatile electrically alterable memory cell
US7072210B2 (en) Memory array
US7462902B2 (en) Nonvolatile memory
US7450424B2 (en) Method for reading a memory array with a non-volatile memory structure
TW200816397A (en) Flash memory device with single-poly structure and method for manufacturing the same
US5899718A (en) Method for fabricating flash memory cells
US10388660B2 (en) Semiconductor device and method for manufacturing the same
KR100471510B1 (en) Nonvolatile semiconductor memory device
US6348370B1 (en) Method to fabricate a self aligned source resistor in embedded flash memory applications
US6806530B2 (en) EEPROM device and method for fabricating same
KR100685880B1 (en) Flash Y pyrom cell and manufacturing method thereof
US8188536B2 (en) Memory device and manufacturing method and operating method thereof
TWI913002B (en) Erasable programmable single-poly nonvolatile memory cell
TW202520858A (en) Erasable programmable single-poly nonvolatile memory cell
US7211857B2 (en) Non-volatile semiconductor memory device

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, DA SOON;REEL/FRAME:012307/0426

Effective date: 20011113

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC.;REEL/FRAME:016216/0649

Effective date: 20041004

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20060903