[go: up one dir, main page]

US20020000607A1 - Semiconductor power component with a reduced parasitic bipolar transistor - Google Patents

Semiconductor power component with a reduced parasitic bipolar transistor Download PDF

Info

Publication number
US20020000607A1
US20020000607A1 US09/853,522 US85352201A US2002000607A1 US 20020000607 A1 US20020000607 A1 US 20020000607A1 US 85352201 A US85352201 A US 85352201A US 2002000607 A1 US2002000607 A1 US 2002000607A1
Authority
US
United States
Prior art keywords
band gap
region
channel region
source region
power component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/853,522
Other versions
US6531748B2 (en
Inventor
Frank Pfirsch
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of US20020000607A1 publication Critical patent/US20020000607A1/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PFIRSCH, FRANK
Application granted granted Critical
Publication of US6531748B2 publication Critical patent/US6531748B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H10D62/822—Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H10D62/824—Heterojunctions comprising only Group III-V materials heterojunctions, e.g. GaN/AlGaN heterojunctions

Definitions

  • the invention relates to a semiconductor power component having a source region, a drain region, a channel region provided between the source region and the drain region and an insulated gate provided at a distance above the channel region.
  • Semiconductor power components in particular power MOS (Metal Oxide Semiconductor) field effect transistors, for example DMOS (Double-Diffusion Metal Oxide Semiconductor) field effect transistors, include a MOS structure which is essential for their application as electronic switches, for example.
  • the MOS structure is for example a part of a field effect transistor controlled by an insulated gate.
  • the semiconductor power components in addition to the MOS structure, also contain an undesired parasitic bipolar transistor structure.
  • an n-channel MOS field effect transistor is considered as an example, its source region and drain region each being n-conductive and a p-conductive body or channel region being provided between the source region and the drain region, then the source region, the channel region and the drain region here form a parasitic npn bipolar transistor.
  • the breakdown voltage of such a parasitic bipolar transistor with open base which leads to a so-called UCEO breakdown, as it is known, is generally considerably lower than the breakdown voltage of the MOS field effect transistor, that is to say for example of a DMOS field effect transistor, depending on the gain of the bipolar transistor.
  • the breakdown voltage of the parasitic bipolar transistor may be 50% or less of the breakdown voltage of the actual DMOS field effect transistor.
  • the channel region and the source region must be short-circuited to each other by the source contact.
  • a short circuit always entails a series resistance, which is formed of the path resistance in the channel region.
  • a high hole current can be obtained in an n-channel MOS field effect transistor in that, for example, an additional p-conductive region with a high conductivity is provided underneath the source region, as proposed in U.S. Pat. No. 4,809,047.
  • Another route is to ensure the shortest possible path over which the hole current has to flow laterally under the source region in the p-conductive channel region (cf. U.S. Pat. No. 4,767,722). In the two cases above, ultimately the voltage drop underneath the source region as far as the source contact is minimized.
  • U.S. Pat. No. 4,364,073 describes an IGBT (Insulated Gate Bipolar Transistor) in which, through the use of high doping of the channel region and low doping of the source region, the gain of a parasitic npn bipolar transistor can be made sufficiently small that, together with the gain of the parasitic pnp transistor containing the rear p-conductive anode region, the thyristor firing condition is not met.
  • IGBT Insulated Gate Bipolar Transistor
  • a further possibility of reducing the gain of a parasitic npn transistor is introducing a zone with a high recombination speed, for example a metallic contact, into the channel region underneath the source region.
  • This procedure is particularly suitable for transistors which are capable of being reverse-biased and which contain no short circuit between the source region and drain region, so that the pn junction between source region and channel region is able to accept voltage in the reverse direction.
  • CMOS-ICs Complementary Metal-Oxide Semiconductor Integrated Circuits
  • adjacent n-channel MOS field effect transistors and p-channel MOS field effect transistors together form thyristor structures.
  • the thyristor firing condition can be met in such a thyristor structure, which leads to a rapid current rise and to destruction of the integrated circuit.
  • a so-called “latch-up” occurs.
  • U.S. Pat. No. 4,728,998 and U.S. Pat. No. 5,142,641 specify how, by reducing the emitter efficiency of the source regions, the latch-up phenomenon can be prevented. Reducing the emitter efficiency is in this case achieved by producing the source regions from SiGe.
  • U.S. Pat. No. 5,216,271 discloses the practice of using a material with a low band gap in order to achieve low contact resistances in BICMOS (Bipolar Complementary Metal Oxide Semiconductor) components.
  • BICMOS Bipolar Complementary Metal Oxide Semiconductor
  • a semiconductor power component including:
  • a source region formed of a first material having a first band gap
  • a channel region disposed between the source region and the drain region, the channel region being formed of a second material having a second band gap, the first band gap being smaller than the second band gap;
  • an insulated gate disposed at a given distance above the channel region.
  • the object of the invention is achieved by forming the source region of a material whose band gap is smaller than that of the material of the channel region.
  • the first band gap is at least 0.1 eV smaller than the second band gap.
  • the first band gap is substantially 0.2 eV smaller than the second band gap.
  • the semiconductor power component is an n-channel MOS field effect transistor or an IGBT.
  • a semiconductor power component is to be understood as an n-channel or a p-channel MOS field effect transistor, such as in particular a lateral or vertical DMOS transistor with a planar gate, a power transistor with a trench gate, a UMOS (U-Shaped Trench Metal-Oxide Semiconductor) transistor or corresponding IGBTs which, between the drain region and drain contact, also contain a doping region with a conduction type opposite to the drain doping.
  • MOS field effect transistor such as in particular a lateral or vertical DMOS transistor with a planar gate, a power transistor with a trench gate, a UMOS (U-Shaped Trench Metal-Oxide Semiconductor) transistor or corresponding IGBTs which, between the drain region and drain contact, also contain a doping region with a conduction type opposite to the drain doping.
  • the channel region generally has a conduction type which is opposite to that of the source region and of the drain region. However, it can also have the same conduction type in the case of “normally-on” transistors.
  • the source region is formed of a semiconductor material with a smaller band gap than the band gap of the material in the channel or body region. Since the minority charge carrier current in the source region depends exponentially on the difference in the band gaps between channel region and source region, the gain of the parasitic bipolar transistor, that is to say for example that of the parasitic npn transistor, decreases accordingly. This decrease is approximately one order of magnitude per 60 meV.
  • a low gain of the parasitic bipolar transistor can be achieved without having to choose doping ratios which are unfavorable for other characteristics of the power component.
  • doping ratios which are unfavorable for other characteristics of the power component.
  • a high doping in the channel region would lead to a high turn-on voltage, while a low doping in the source region would result in a high contact resistance.
  • the invention can advantageously also be applied to power MOS field effect transistors without a short circuit between source region and channel region. In these transistors the production of a zone with a high recombination speed, which is difficult to implement, can thus be avoided.
  • the invention advantageously makes use of the effect of an increase in the transistor gain through the use of materials with a different band gap, as is known from hetero-bipolar transistors (HBP).
  • HBP hetero-bipolar transistors
  • the invention uses the effect in the opposite direction so to speak.
  • the gain of the parasitic bipolar transistor is reduced, in order thus to provide semiconductor power components which are improved with regard to their robustness, such as in particular power MOS field effect transistors and IGBTs.
  • the semiconductor power component according to the invention can be produced simply, for example with the aid of the methods known from hetero-bipolar transistors. Considered for this purpose is, for example, selective epitaxy or germanium implantation, in order to produce the source region from SiGe in the case of a silicon power component (in this regard, cf. also U.S. Pat. No. 5,216,271). Another possibility of forming a SiGe layer is selective CVD (Chemical Vapor Deposition).
  • Other suitable combinations of semiconductor materials are, in addition to the above-mentioned combination of Si and SiGe, Si and InAs, Si and InSb, SiGe and Ge, Ge and GeSn, GaAs and Ge, InP and GeSn, InP and InGaAs, InP and PbS, SiC and Si and also InAs and PbSnSe.
  • FIG. 1 is a diagrammatic, partial sectional view of a power MOS field effect transistor for illustrating an exemplary embodiment of the invention.
  • FIG. 2 is a schematic equivalent circuit of the field effect transistor of FIG. 1.
  • FIG. 1 there is shown a power MOS field effect transistor which includes an n + -conductive silicon substrate 1 , to which an n-conductive silicon layer 2 is applied.
  • this silicon layer 2 there is a p-conductive channel or body region 3 of silicon, in which in turn an n + -conductive source region 4 of SiGe is included.
  • the silicon substrate 1 is provided with a drain contact 5 , while a source contact 6 is applied to the source region 4 and the channel region 3 .
  • a gate electrode 8 made of polycrystalline silicon, for example is also embedded in an insulating layer 7 made of silicon dioxide, for example.
  • An IGBT has a structure with elements corresponding to the elements shown in FIG. 1.
  • FIG. 2 shows an equivalent circuit of the power MOS field effect transistor of FIG. 1, with a source connection S, a gate connection G and a drain connection D.
  • the path resistance of the channel region 3 is symbolized by RB.
  • the gain of the parasitic bipolar transistor BT including the source region 4 , the channel region 3 and the layer 2 and also the substrate 1 can be made small, so that even a very high hole current does not result in the parasitic bipolar transistor BT being turned on.
  • the band gap of the material of the source region should be at least 0.1 eV smaller than the band gap of the material of the channel region. It is particularly advantageous if the band gap of the material of the source region is about 0.2 eV smaller than the band gap of the material of the channel region.

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)

Abstract

A semiconductor power component has a MOS structure in which the source region is formed of a material whose band gap is smaller than the band gap of the material of the channel region. This measure reduces the gain of a parasitic bipolar transistor.

Description

    BACKGROUND OF THE INVENTION FIELD OF THE INVENTION
  • The invention relates to a semiconductor power component having a source region, a drain region, a channel region provided between the source region and the drain region and an insulated gate provided at a distance above the channel region. [0001]
  • Semiconductor power components, in particular power MOS (Metal Oxide Semiconductor) field effect transistors, for example DMOS (Double-Diffusion Metal Oxide Semiconductor) field effect transistors, include a MOS structure which is essential for their application as electronic switches, for example. The MOS structure is for example a part of a field effect transistor controlled by an insulated gate. The semiconductor power components, in addition to the MOS structure, also contain an undesired parasitic bipolar transistor structure. If an n-channel MOS field effect transistor is considered as an example, its source region and drain region each being n-conductive and a p-conductive body or channel region being provided between the source region and the drain region, then the source region, the channel region and the drain region here form a parasitic npn bipolar transistor. [0002]
  • The breakdown voltage of such a parasitic bipolar transistor with open base, which leads to a so-called UCEO breakdown, as it is known, is generally considerably lower than the breakdown voltage of the MOS field effect transistor, that is to say for example of a DMOS field effect transistor, depending on the gain of the bipolar transistor. For example, the breakdown voltage of the parasitic bipolar transistor may be 50% or less of the breakdown voltage of the actual DMOS field effect transistor. [0003]
  • In order to be able to utilize the voltage range of the DMOS field effect transistor up to its breakdown voltage and, if appropriate, to be able to reach the breakdown voltage of the DMOS field effect transistor, the channel region and the source region must be short-circuited to each other by the source contact. However, such a short circuit always entails a series resistance, which is formed of the path resistance in the channel region. [0004]
  • In the case of an n-channel MOS field effect transistor, this path resistance in the channel region leads to the situation where, at high hole current densities such as occur in the case of an avalanche or in the case of a fast voltage rise at the pn junction, in particular after the inverse diode has been flooded with excess charge carriers, the pn junction between the source region and the channel region is nevertheless polarized in the forward direction. As a result, the short circuit between the source region and the channel region via the source contact becomes virtually ineffective, which permits the voltage to break down to the UCEO breakdown voltage value of the bipolar transistor. [0005]
  • As a result of this process, the MOS field effect transistor is generally destroyed, since the gate loses its controlling action and the current can no longer be turned off. This so-called “bipolar second breakdown” is also explained, inter alia, in B. Jayant Baliga: Modern Power Devices, New York 1987, pp. 314-316. [0006]
  • The problem indicated above has been known for a long time. Accordingly, there is already a large number of approaches to overcome it, which are predominantly based on the fact of making the maximum controllable hole current as high as possible through the use of a good short circuit between the source region and channel region. [0007]
  • A high hole current can be obtained in an n-channel MOS field effect transistor in that, for example, an additional p-conductive region with a high conductivity is provided underneath the source region, as proposed in U.S. Pat. No. 4,809,047. Another route is to ensure the shortest possible path over which the hole current has to flow laterally under the source region in the p-conductive channel region (cf. U.S. Pat. No. 4,767,722). In the two cases above, ultimately the voltage drop underneath the source region as far as the source contact is minimized. [0008]
  • Furthermore, U.S. Pat. No. 4,364,073 describes an IGBT (Insulated Gate Bipolar Transistor) in which, through the use of high doping of the channel region and low doping of the source region, the gain of a parasitic npn bipolar transistor can be made sufficiently small that, together with the gain of the parasitic pnp transistor containing the rear p-conductive anode region, the thyristor firing condition is not met. [0009]
  • As described, for example, in U.S. Pat. No. 4,620,211, a further possibility of reducing the gain of a parasitic npn transistor is introducing a zone with a high recombination speed, for example a metallic contact, into the channel region underneath the source region. This procedure is particularly suitable for transistors which are capable of being reverse-biased and which contain no short circuit between the source region and drain region, so that the pn junction between source region and channel region is able to accept voltage in the reverse direction. [0010]
  • In the case of integrated circuits using CMOS (Complementary Metal-Oxide Semiconductor) technology, CMOS-ICs (Complementary Metal-Oxide Semiconductor Integrated Circuits), as they are known, adjacent n-channel MOS field effect transistors and p-channel MOS field effect transistors together form thyristor structures. Under unfavorable conditions, for example high temperatures and a sudden voltage rise, the thyristor firing condition can be met in such a thyristor structure, which leads to a rapid current rise and to destruction of the integrated circuit. A so-called “latch-up” occurs. U.S. Pat. No. 4,728,998 and U.S. Pat. No. 5,142,641 specify how, by reducing the emitter efficiency of the source regions, the latch-up phenomenon can be prevented. Reducing the emitter efficiency is in this case achieved by producing the source regions from SiGe. [0011]
  • Finally, U.S. Pat. No. 5,216,271 discloses the practice of using a material with a low band gap in order to achieve low contact resistances in BICMOS (Bipolar Complementary Metal Oxide Semiconductor) components. [0012]
    • SUMMARY OF THE INVENTION
  • It is accordingly an object of the invention to provide a semiconductor power component which overcomes the above-mentioned disadvantages of the heretofore-known components of this general type and in which it is possible to avoid turning on a parasitic bipolar transistor in a reliable and simple manner. [0013]
  • With the foregoing and other objects in view there is provided, in accordance with the invention, a semiconductor power component, including: [0014]
  • a source region formed of a first material having a first band gap; [0015]
  • a drain region; [0016]
  • a channel region disposed between the source region and the drain region, the channel region being formed of a second material having a second band gap, the first band gap being smaller than the second band gap; and [0017]
  • an insulated gate disposed at a given distance above the channel region. [0018]
  • In other words, the object of the invention is achieved by forming the source region of a material whose band gap is smaller than that of the material of the channel region. [0019]
  • According to another feature of the invention, the first band gap is at least 0.1 eV smaller than the second band gap. Preferably, the first band gap is substantially 0.2 eV smaller than the second band gap. [0020]
  • According to a further feature of the invention, the semiconductor power component is an n-channel MOS field effect transistor or an IGBT. [0021]
  • In this case, a semiconductor power component is to be understood as an n-channel or a p-channel MOS field effect transistor, such as in particular a lateral or vertical DMOS transistor with a planar gate, a power transistor with a trench gate, a UMOS (U-Shaped Trench Metal-Oxide Semiconductor) transistor or corresponding IGBTs which, between the drain region and drain contact, also contain a doping region with a conduction type opposite to the drain doping. [0022]
  • In this case, the channel region generally has a conduction type which is opposite to that of the source region and of the drain region. However, it can also have the same conduction type in the case of “normally-on” transistors. [0023]
  • In the semiconductor power component according to the invention, therefore, the source region is formed of a semiconductor material with a smaller band gap than the band gap of the material in the channel or body region. Since the minority charge carrier current in the source region depends exponentially on the difference in the band gaps between channel region and source region, the gain of the parasitic bipolar transistor, that is to say for example that of the parasitic npn transistor, decreases accordingly. This decrease is approximately one order of magnitude per 60 meV. [0024]
  • In this way, a low gain of the parasitic bipolar transistor can be achieved without having to choose doping ratios which are unfavorable for other characteristics of the power component. As is known, for example a high doping in the channel region would lead to a high turn-on voltage, while a low doping in the source region would result in a high contact resistance. [0025]
  • The invention can advantageously also be applied to power MOS field effect transistors without a short circuit between source region and channel region. In these transistors the production of a zone with a high recombination speed, which is difficult to implement, can thus be avoided. [0026]
  • The invention advantageously makes use of the effect of an increase in the transistor gain through the use of materials with a different band gap, as is known from hetero-bipolar transistors (HBP). However the invention uses the effect in the opposite direction so to speak. By producing the source region from a material with a smaller band gap than that of the material of the channel region, the gain of the parasitic bipolar transistor is reduced, in order thus to provide semiconductor power components which are improved with regard to their robustness, such as in particular power MOS field effect transistors and IGBTs. [0027]
  • The semiconductor power component according to the invention can be produced simply, for example with the aid of the methods known from hetero-bipolar transistors. Considered for this purpose is, for example, selective epitaxy or germanium implantation, in order to produce the source region from SiGe in the case of a silicon power component (in this regard, cf. also U.S. Pat. No. 5,216,271). Another possibility of forming a SiGe layer is selective CVD (Chemical Vapor Deposition). [0028]
  • Other suitable combinations of semiconductor materials are, in addition to the above-mentioned combination of Si and SiGe, Si and InAs, Si and InSb, SiGe and Ge, Ge and GeSn, GaAs and Ge, InP and GeSn, InP and InGaAs, InP and PbS, SiC and Si and also InAs and PbSnSe. [0029]
  • Other features which are considered as characteristic for the invention are set forth in the appended claims. [0030]
  • Although the invention is illustrated and described herein as embodied in a semiconductor power component with a reduced parasitic bipolar transistor, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.[0031]
  • The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings. [0032]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a diagrammatic, partial sectional view of a power MOS field effect transistor for illustrating an exemplary embodiment of the invention; and [0033]
  • FIG. 2 is a schematic equivalent circuit of the field effect transistor of FIG. 1. [0034]
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Referring now to the figures of the drawings in detail and first, particularly, to FIG. 1 thereof, there is shown a power MOS field effect transistor which includes an n[0035] +-conductive silicon substrate 1, to which an n-conductive silicon layer 2 is applied. In this silicon layer 2 there is a p-conductive channel or body region 3 of silicon, in which in turn an n+-conductive source region 4 of SiGe is included.
  • The [0036] silicon substrate 1 is provided with a drain contact 5, while a source contact 6 is applied to the source region 4 and the channel region 3. Finally, a gate electrode 8 made of polycrystalline silicon, for example, is also embedded in an insulating layer 7 made of silicon dioxide, for example. An IGBT has a structure with elements corresponding to the elements shown in FIG. 1.
  • FIG. 2 shows an equivalent circuit of the power MOS field effect transistor of FIG. 1, with a source connection S, a gate connection G and a drain connection D. The path resistance of the [0037] channel region 3 is symbolized by RB.
  • By using a material with a smaller band gap for the [0038] source region 4 than for the channel region, the gain of the parasitic bipolar transistor BT including the source region 4, the channel region 3 and the layer 2 and also the substrate 1 can be made small, so that even a very high hole current does not result in the parasitic bipolar transistor BT being turned on.
  • The band gap of the material of the source region should be at least 0.1 eV smaller than the band gap of the material of the channel region. It is particularly advantageous if the band gap of the material of the source region is about 0.2 eV smaller than the band gap of the material of the channel region. [0039]

Claims (6)

I claim:
1. A semiconductor power component, comprising:
a source region formed of a first material having a first band gap;
a drain region;
a channel region disposed between said source region and said drain region, said channel region being formed of a second material having a second band gap, said first band gap being smaller than said second band gap; and
an insulated gate disposed at a given distance above said channel region.
2. The semiconductor power component according to claim 1, wherein said first band gap is at least 0.1 eV smaller than said second band gap.
3. The semiconductor power component according to claim 2, wherein said first band gap is substantially 0.2 eV smaller than said second band gap.
4. The semiconductor power component according to claim 1, wherein said first material and said second material are combinations selected from the group consisting of Si and SiGe, Si and InAs, Si and InSb, SiGe and Ge, Ge and GeSn, GaAs and Ge, InP and GeSn, InP and InGaAs, InP and PbS, SiC and Si, and InAs and PbSnSe.
5. A semiconductor configuration, comprising:
an n-channel MOS field effect transistor including:
a source region formed of a first material having a first band gap;
a drain region;
an n-channel region disposed between said source region and said drain region, said n-channel region being formed of a second material having a second band gap, said first band gap being smaller than said second band gap; and
an insulated gate disposed at a given distance above said channel region.
6. A semiconductor configuration, comprising:
an IGBT component including:
a source region formed of a first material having a first band gap;
a drain region;
a channel region disposed between said source region and said drain region, said channel region being formed of a second material having a second band gap, said first band gap being smaller than said second band gap; and
an insulated gate disposed at a given distance above said channel region.
US09/853,522 2000-05-11 2001-05-11 Semiconductor power component with a reduced parasitic bipolar transistor Expired - Fee Related US6531748B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE10023115A DE10023115A1 (en) 2000-05-11 2000-05-11 Semiconductor power component with a reduced parasitic bipolar transistor
DE10023115 2000-05-11
DE10023115.2 2000-05-11

Publications (2)

Publication Number Publication Date
US20020000607A1 true US20020000607A1 (en) 2002-01-03
US6531748B2 US6531748B2 (en) 2003-03-11

Family

ID=7641672

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/853,522 Expired - Fee Related US6531748B2 (en) 2000-05-11 2001-05-11 Semiconductor power component with a reduced parasitic bipolar transistor

Country Status (3)

Country Link
US (1) US6531748B2 (en)
EP (1) EP1154490A3 (en)
DE (1) DE10023115A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6762463B2 (en) * 2001-06-09 2004-07-13 Advanced Micro Devices, Inc. MOSFET with SiGe source/drain regions and epitaxial gate dielectric
WO2004070793A3 (en) * 2003-02-04 2005-03-24 Tegal Corp Method to plasma deposit onto an organic polymer dielectric film
US11595552B2 (en) 2020-12-11 2023-02-28 Axis Ab Dome for surveillance camera

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006042040A2 (en) * 2004-10-07 2006-04-20 Fairchild Semiconductor Corporation Bandgap engineered mos-gated power transistors
US7504691B2 (en) * 2004-10-07 2009-03-17 Fairchild Semiconductor Corporation Power trench MOSFETs having SiGe/Si channel structure
JP5087818B2 (en) * 2005-03-25 2012-12-05 日亜化学工業株式会社 Field effect transistor
DE102005042827A1 (en) * 2005-09-09 2007-03-22 Atmel Germany Gmbh High-voltage FET with source drain gate and channel has doped drift region having potential barrier spaced from the body region
US7564096B2 (en) * 2007-02-09 2009-07-21 Fairchild Semiconductor Corporation Scalable power field effect transistor with improved heavy body structure and method of manufacture
US7825465B2 (en) * 2007-12-13 2010-11-02 Fairchild Semiconductor Corporation Structure and method for forming field effect transistor with low resistance channel region

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4364073A (en) 1980-03-25 1982-12-14 Rca Corporation Power MOSFET with an anode region
US4809047A (en) 1983-09-06 1989-02-28 General Electric Company Insulated-gate semiconductor device with improved base-to-source electrode short and method of fabricating said short
US4620211A (en) 1984-08-13 1986-10-28 General Electric Company Method of reducing the current gain of an inherent bipolar transistor in an insulated-gate semiconductor device and resulting devices
US4728998A (en) 1984-09-06 1988-03-01 Fairchild Semiconductor Corporation CMOS circuit having a reduced tendency to latch
US4767722A (en) 1986-03-24 1988-08-30 Siliconix Incorporated Method for making planar vertical channel DMOS structures
US5142641A (en) 1988-03-23 1992-08-25 Fujitsu Limited CMOS structure for eliminating latch-up of parasitic thyristor
JP3061406B2 (en) * 1990-09-28 2000-07-10 株式会社東芝 Semiconductor device
JP3211529B2 (en) * 1993-12-27 2001-09-25 日産自動車株式会社 Vertical MIS transistor
JPH09149911A (en) * 1995-11-29 1997-06-10 Hideyuki Matsuura Soft knee joint outfit
JPH10326748A (en) 1997-05-26 1998-12-08 Casio Comput Co Ltd Thin film transistor and method of manufacturing the same
GB9817643D0 (en) * 1998-08-14 1998-10-07 Philips Electronics Nv Trench-gate semiconductor device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6762463B2 (en) * 2001-06-09 2004-07-13 Advanced Micro Devices, Inc. MOSFET with SiGe source/drain regions and epitaxial gate dielectric
WO2004070793A3 (en) * 2003-02-04 2005-03-24 Tegal Corp Method to plasma deposit onto an organic polymer dielectric film
US11595552B2 (en) 2020-12-11 2023-02-28 Axis Ab Dome for surveillance camera

Also Published As

Publication number Publication date
US6531748B2 (en) 2003-03-11
EP1154490A2 (en) 2001-11-14
EP1154490A3 (en) 2003-08-27
DE10023115A1 (en) 2001-11-29

Similar Documents

Publication Publication Date Title
US6303410B1 (en) Methods of forming power semiconductor devices having T-shaped gate electrodes
KR101645769B1 (en) Power semiconductor devices having selectively doped jfet regions and related methods of forming such devices
US6091086A (en) Reverse blocking IGBT
US20180197948A1 (en) Power Semiconductor Device with Charge Balance Design
US5719411A (en) Three-terminal MOS-gate controlled thyristor structures with current saturation characteristics
EP0570595A1 (en) Vertical insulated gate semiconductor device and method for its manufacture
US4394674A (en) Insulated gate field effect transistor
US5631483A (en) Power device integrated structure with low saturation voltage
US5879967A (en) Methods forming power semiconductor devices having latch-up inhibiting regions
JPH05259443A (en) Insulation gate type semiconductor device
US6011279A (en) Silicon carbide field controlled bipolar switch
EP0615292A1 (en) Insulated gate bipolar transistor
US5086330A (en) Bipolar semiconductor switching device
US6531748B2 (en) Semiconductor power component with a reduced parasitic bipolar transistor
JP2738528B2 (en) Hybrid Schottky injection field effect transistor
KR20150051067A (en) Power semiconductor device and method of fabricating the same
CN113130650B (en) Power semiconductor device and preparation process thereof
US5925900A (en) Emitter-switched thyristor having a floating ohmic contact
US5723349A (en) Process for manufacturing a high conductivity insulated gate bipolar transistor integrater structure
GB2606922A (en) A transistor device
US5237183A (en) High reverse voltage IGT
US9209287B2 (en) Power semiconductor device
US6417554B1 (en) Latch free IGBT with schottky gate
US5831292A (en) IGBT having a vertical channel
CN104009081B (en) Power semiconductor device and method of fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PFIRSCH, FRANK;REEL/FRAME:013366/0833

Effective date: 20010621

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20150311