[go: up one dir, main page]

US20010020861A1 - Delay circuit - Google Patents

Delay circuit Download PDF

Info

Publication number
US20010020861A1
US20010020861A1 US09/800,025 US80002501A US2001020861A1 US 20010020861 A1 US20010020861 A1 US 20010020861A1 US 80002501 A US80002501 A US 80002501A US 2001020861 A1 US2001020861 A1 US 2001020861A1
Authority
US
United States
Prior art keywords
voltage
load capacitance
mos transistor
type mos
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/800,025
Other versions
US6448833B2 (en
Inventor
Yukitoshi Hirose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Longitude Licensing Ltd
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HIROSE, YUKITOSHI
Publication of US20010020861A1 publication Critical patent/US20010020861A1/en
Application granted granted Critical
Publication of US6448833B2 publication Critical patent/US6448833B2/en
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Assigned to ELPIDA MEMORY, INC. reassignment ELPIDA MEMORY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION, NEC ELECTRONICS CORPORATION
Assigned to ELPIDA MEMORY INC. reassignment ELPIDA MEMORY INC. SECURITY AGREEMENT Assignors: PS4 LUXCO S.A.R.L.
Assigned to PS4 LUXCO S.A.R.L. reassignment PS4 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ELPIDA MEMORY, INC.
Assigned to PS5 LUXCO S.A.R.L. reassignment PS5 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PS4 LUXCO S.A.R.L.
Assigned to LONGITUDE SEMICONDUCTOR S.A.R.L. reassignment LONGITUDE SEMICONDUCTOR S.A.R.L. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: PS5 LUXCO S.A.R.L.
Assigned to LONGITUDE LICENSING LIMITED reassignment LONGITUDE LICENSING LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LONGITUDE SEMICONDUCTOR S.A.R.L.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H03K5/134—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices with field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00058—Variable delay controlled by a digital setting
    • H03K2005/00071—Variable delay controlled by a digital setting by adding capacitance as a load

Definitions

  • the present invention relates to a delay circuit using MOS capacitors, and more particularly to a delay circuit formed within a semiconductor integrated circuit and capable of obtaining a stable delay effect even when signal voltage varies.
  • a MOS transistor for load capacitance is mainly used as a delay circuit.
  • a circuit used as the delay circuit is formed such that gates of a P-type MOS transistor for load capacitance and an N-type MOS transistor for load capacitance are connected to a clock line or a signal line, supply voltage V DD is applied to a terminal at which a source and a drain are joined together (hereinafter referred to as “source-drain”) of the P-type MOS transistor for load capacitance and ground voltage V GND is applied to a source-drain of the N-type MOS transistor for load capacitance.
  • source-drain a source-drain of the P-type MOS transistor for load capacitance
  • ground voltage V GND is applied to a source-drain of the N-type MOS transistor for load capacitance.
  • FIG. 1 shows an example of a conventional delay circuit.
  • Signal line 10 is connected to a gate of P-type MOS transistor 3 for load capacitance and to a gate of N-type MOS transistor 4 for load capacitance.
  • Source-drains of these MOS transistors 3 and 4 are connected to output terminals of CMOS inverters 5 and 6 , respectively.
  • CMOS inverters 5 and 6 supply voltage VDD is applied to a source of a P-type MOS transistor, while ground voltage V GND is applied to a drain of an N-type MOS transistor.
  • Fuse or resistor 8 is connected to an input terminal of CMOS inverter 5 .
  • Output terminal of inverter 7 is connected to input terminal of CMOS inverter 6 , while input terminal of inverter 7 is connected to a fuse or resistor 8 .
  • switching of the fuse or resistor 8 enables selection of voltages applied to the source-drains of MOS transistors 3 and 4 for load capacitance through inverters 5 and 6 .
  • MOS transistors 3 and 4 for load capacitance act as capacitances in accordance with the voltage of a signal on signal line 10 to produce a delay effect for the signal.
  • the aforementioned delay circuit has a problem of a narrow range of signal voltages in which stable load capacitances can be obtained. Such a tendency is significant especially when the supply voltage is low. More detailed description is hereinafter made with reference to FIG. 1.
  • fuse or resistor 8 When fuse or resistor 8 is at a low level, the voltage at the input terminal of inverter 5 is at a low level, the P-type MOS transistor in inverter 5 is turned ON, and the N-type MOS transistor is turned OFF.
  • the voltage at the source-drain of P-type MOS transistor 3 for load capacitance is at V DD .
  • a threshold voltage of the P-type MOS transistor is V tp and a threshold voltage of the N-type MOS transistor is V tn
  • a gate voltage for allowing P-type MOS transistor 3 for load capacitance to have a load capacitance is equal to or lower than the voltage represented by V DD ⁇ V tp
  • a gate voltage for allowing N-type MOS transistor 4 for load capacitance to have a load capacitance is equal to or higher than the voltage represented by V GND +V tn .
  • FIG. 2 shows ranges of gate voltages allowing to have load capacitances: range 23 for allowing P-type MOS transistor 3 for load capacitance, range 21 for N-type MOS transistor for load capacitance and range 22 effective for both P-type MOS transistor 3 and N-type MOS transistor 4 for load capacitance.
  • Gate voltages range 22 in which both P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have a load capacitance is from V GND +V tn to V DD ⁇ V tp .
  • the range is narrower than the range of signal voltages when the latter extends from V GND to V DD .
  • the present invention has been made in view of such a problem, and it is an object thereof to provide a delay circuit which produces a stable delay effect even with changes in signal voltage.
  • a delay circuit comprises a P-type MOS transistor for load capacitance whose gate is connected to a signal line and source and drain are connected to each other to make a source-drain, an N-type MOS transistor for load capacitance whose gate is connected to the signal line and source and drain are connected to each other to make a source-drain, first power supply means for applying a boosted voltage higher than supply voltage V DD to a source-drain of the P-type MOS transistor for load capacitance, and second power supply means for applying a substrate voltage lower than ground voltage V GND to a source-drain of the N-type MOS transistor for load capacitance.
  • the delay circuit further comprises means for switching between the boosted voltage higher than supply voltage V DD and a voltage equal to or lower than ground voltage V GND as a voltage applied by the first power supply means to the source-drain of the P-type MOS transistor for load capacitance, and means for switching between a voltage equal to or higher than supply voltage V DD and the substrate voltage lower than ground voltage V GND as a voltage applied by the second power supply means to the source-drain of the N-type MOS transistor for load capacitance.
  • a delay circuit comprises a P-type MOS transistor for load capacitance whose gate is connected to a signal line and source and drain are connected to each other to make a source-drain, an N-type MOS transistor for load capacitance whose gate is connected to the signal line and source and drain are connected to each other to make a source-drain, a first CMOS inverter having an output terminal connected to a source-drain of the P-type MOS transistor for load capacitance, first power supply means for applying a boosted voltage higher than supply voltage V DD to a higher potential side of the first CMOS inverter and for applying a voltage equal to or lower than ground voltage V GND to a lower potential side of the first CMOS inverter, a second CMOS inverter having an output terminal connected to a source-drain of the N-type MOS transistor for load capacitance, second power supply means for applying a voltage equal to or higher than supply voltage V DD to a
  • the switching means preferably includes an inverter having an output terminal connected to an input terminal of one of the first and second CMOS inverters and applies a potential with a phase reversed of the other CMOS inverters.
  • the switching means may employ the inverter and a fuse, or the inverter and a resistor.
  • FIG. 1 is a schematic diagram showing a conventional delay circuit
  • FIG. 2 is a diagram showing a gate voltage range in which MOS transistors for load capacitance have a capacitance to act as a capasitor in the conventional delay circuit;
  • FIG. 3 is a schematic diagram showing a delay circuit in an embodiment of the present invention.
  • FIG. 4 is a diagram showing a gate voltage range in which MOS transistors for load capacitance have a capacitance to act as a capacitor in the delay circuit of the embodiment.
  • FIG. 3 shows a configuration of the embodiment of the present invention.
  • Buffer 1 and buffer 2 for driving a signal current are disposed on the input side and the output side of signal line 10 .
  • a gate of P-type MOS transistor 3 for load capacitance and a gate of N-type MOS transistor 4 for load capacitance are connected between buffer 1 and buffer 2 .
  • a source-drain of P-type MOS transistor 3 for load capacitance is connected to CMOS inverter 5 .
  • Boosted voltage V boot higher than supply voltage V DD is applied to a source of a P-type MOS transistor of CMOS inverter 5 , while ground voltage V GND is applied to a drain of an N-type MOS transistor thereof.
  • a source-drain of N-type MOS transistor 4 for load capacitance is connected to CMOS inverter 6 .
  • Supply voltage VDD is applied to a source of a P-type MOS transistor of CMOS inverter 6 , while substrate voltage V sub lower than ground voltage V GND is applied to a drain of an N-type MOS transistor thereof.
  • An input terminal of COMS inverter 5 is connected to resistor 8
  • an input terminal of CMOS inverter 6 is connected to resistor 8 through inverter 7 .
  • Resistor 8 serving as means for switching a load capacitance selecting potential sets a load capacitance selecting potential at a low level.
  • the input voltage to CMOS inverter 5 is at a low level
  • the P-type MOS transistor in CMOS inverter 5 is turned ON
  • the N-type MOS transistor is turned OFF.
  • the voltage at the source-drain of P-type MOS transistor 3 for load capacitance is at V boot .
  • a signal through resistor 8 is reversed at inverter 7 , a signal at a high level is inputted to the input terminal of inverter 6 . Therefore, since the P-type MOS transistor in inverter 6 is turned OFF and the N-type MOS transistor is turned ON, the voltage at the source-drain of N-type MOS transistor 4 for load capacitance is at V sub .
  • a gate voltage range for allowing P-type MOS transistor 3 for load capacitance to have a load capacitance includes voltages equal to or lower than the voltage represented by V boot ⁇ V tp
  • a gate voltage range for allowing N-type MOS transistor 4 for load capacitance to have a load capacitance includes voltages equal to or higher than the voltage represented by V sub +V tn .
  • resistor 8 sets the load capacitance selecting potential at a high level.
  • the input voltage to CMOS inverter 5 is at a high level
  • the P-type MOS transistor in CMOS inverter 5 is turned OFF, and the N-type MOS transistor is turned ON.
  • the voltage at the source-drain of P-type MOS transistor 3 for load capacitance is at V GND .
  • a signal through resistor 8 is reversed at inverter 7 , and a signal at a low level is input to the input terminal of CMOS inverter 6 . Therefore, since the P-type MOS transistor in CMOS inverter 6 is turned ON and the N-type MOS transistor is turned OFF, the voltage at the source-drain of N-type MOS transistor 4 for load capacitance is at V DD .
  • a gate voltage range for allowing P-type MOS transistor 3 for load capacitance to have a load capacitance includes voltages equal to or lower than the voltage represented by V GND ⁇ V tp
  • a gate voltage range for allowing N-type MOS transistor 4 for load capacitance to have a load capacitance includes voltages equal to or higher than the voltage represented by V DD +V tn .
  • FIG. 4 shows a signal voltage range 12 effective for allowing both P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance to have load capacitances in the embodiment, comparing with range 22 in the prior art shown in FIG. 2.
  • the range of signal voltages for allowing both P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance to have capacitances r is from V sub +V tn to V boot ⁇ V tp , which is wider than the signal voltage range in the prior art by the voltage value represented by V boot ⁇ V DD +V GND ⁇ V sub .
  • the embodiment can produce a more stable delay effect for changes in signal voltage than the prior art.
  • inverter 7 is disposed between CMOS inverter 6 and resistor 8 such that P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have load capacitances when the load capacitance selecting potential is at the low level.
  • present invention also includes a delay circuit in which inverter 7 is disposed between CMOS inverter 5 and resistor 8 such that P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have load capacitances when the load capacitance selecting potential is at the high level.
  • a fuse may be used.
  • Another means which can switch voltages applied to the input terminals of CMOS inverters 5 and 6 may be used.
  • a resistor When a resistor is used, a certain voltage is applied to the input side of the resistor to change the resistance value of the resistor, thereby selecting potentials applied to the input terminals of CMOS inverters 5 and 6 .
  • a fuse when a fuse is used, a high potential voltage and a low potential voltage are applied to the input sides of two fuses, respectively, and the fuses are switched to select potentials applied to the input terminals of CMOS inverters 5 and 6 .
  • the aforementioned embodiment provides an example in which one P-type MOS transistor for load capacitance and one N-type MOS transistor for load capacitance are used.
  • the present invention also includes a delay circuit in which a plurality of one or both of two types of transistors are used.
  • the present invention includes a delay circuit in which the gate structure of a transistor for load capacitance comprises a control gate and a floating gate as in a memory cell of a flash memory, and electrons are injected into or drawn from the floating gate to change a threshold voltage of the MOS transistor for load capacitance, thereby controlling a gate voltage range for allowing the MOS transistor for load capacitance to have a load capacitance.
  • the present invention also includes a delay circuit in which ions are implanted into a MOS transistor for load capacitance to change a threshold voltage of the MOS transistor for load capacitance, thereby controlling a gate voltage range for allowing the MOS transistor for load capacitance to have a load capacitance.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Dram (AREA)
  • Logic Circuits (AREA)
  • Networks Using Active Elements (AREA)

Abstract

A delay circuit using MOS transistors for use of load capacitance which produces a stable delay effect for variations in signal voltage is provided. A gate of a P-type MOS transistor for load capacitance and a gate of an N-type MOS transistor for load capacitance are connected to a signal line. A resistor and CMOS inverters are used to apply a boosted voltage higher than a supply voltage VDD to a source-drain of the P-type MOS transistor for load capacitance and a substrate voltage lower than a ground voltage to a source-drain of the N-type MOS transistor for load capacitance. As a result, a gate voltage range for allowing the MOS transistors for load capacitance to have a capacitance is extended, and a stable delay effect is assured for a widened variation of signal current flowing on the signal line.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a delay circuit using MOS capacitors, and more particularly to a delay circuit formed within a semiconductor integrated circuit and capable of obtaining a stable delay effect even when signal voltage varies. [0002]
  • 2. Description of the Related Art [0003]
  • Conventionally, when clock centering adjustment or signal timing adjustment is performed in a wafer test step or a test step after assembly for a semiconductor integrated circuit, a MOS transistor for load capacitance is mainly used as a delay circuit. For example, a circuit used as the delay circuit is formed such that gates of a P-type MOS transistor for load capacitance and an N-type MOS transistor for load capacitance are connected to a clock line or a signal line, supply voltage V[0004] DD is applied to a terminal at which a source and a drain are joined together (hereinafter referred to as “source-drain”) of the P-type MOS transistor for load capacitance and ground voltage VGND is applied to a source-drain of the N-type MOS transistor for load capacitance. When a signal with an appropriate voltage is input to the signal line of this circuit, the MOS transistors act as capacitors which cause the signal current to be charged in the MOS transistors for load capacitance and thus to be outputted with a certain delay after the input.
  • FIG. 1 shows an example of a conventional delay circuit. [0005] Signal line 10 is connected to a gate of P-type MOS transistor 3 for load capacitance and to a gate of N-type MOS transistor 4 for load capacitance. Source-drains of these MOS transistors 3 and 4 are connected to output terminals of CMOS inverters 5 and 6, respectively. In each of CMOS inverters 5 and 6, supply voltage VDD is applied to a source of a P-type MOS transistor, while ground voltage VGND is applied to a drain of an N-type MOS transistor. Fuse or resistor 8 is connected to an input terminal of CMOS inverter 5. Output terminal of inverter 7 is connected to input terminal of CMOS inverter 6, while input terminal of inverter 7 is connected to a fuse or resistor 8.
  • In the aforementioned circuit, switching of the fuse or [0006] resistor 8 enables selection of voltages applied to the source-drains of MOS transistors 3 and 4 for load capacitance through inverters 5 and 6. When certain voltages are applied to the source-drains of MOS transistors 3 and 4 for load capacitance, MOS transistors 3 and 4 for load capacitance act as capacitances in accordance with the voltage of a signal on signal line 10 to produce a delay effect for the signal.
  • The aforementioned delay circuit, however, has a problem of a narrow range of signal voltages in which stable load capacitances can be obtained. Such a tendency is significant especially when the supply voltage is low. More detailed description is hereinafter made with reference to FIG. 1. When fuse or [0007] resistor 8 is at a low level, the voltage at the input terminal of inverter 5 is at a low level, the P-type MOS transistor in inverter 5 is turned ON, and the N-type MOS transistor is turned OFF. Thus, the voltage at the source-drain of P-type MOS transistor 3 for load capacitance is at VDD. Since a signal through fuse or resistor 8 is reversed at inverter 7, a signal at a high level is input to the input terminal of inverter 6. Therefore, the P-type MOS transistor in inverter 6 is turned OFF and the N-type MOS transistor is turned ON, and thus the voltage at the source-drain of N-type MOS transistor 4 for load capacitance is at VGND.
  • When a threshold voltage of the P-type MOS transistor is V[0008] tp and a threshold voltage of the N-type MOS transistor is Vtn, a gate voltage for allowing P-type MOS transistor 3 for load capacitance to have a load capacitance is equal to or lower than the voltage represented by VDD−Vtp, while a gate voltage for allowing N-type MOS transistor 4 for load capacitance to have a load capacitance is equal to or higher than the voltage represented by VGND+Vtn.
  • FIG. 2 shows ranges of gate voltages allowing to have load capacitances: [0009] range 23 for allowing P-type MOS transistor 3 for load capacitance, range 21 for N-type MOS transistor for load capacitance and range 22 effective for both P-type MOS transistor 3 and N-type MOS transistor 4 for load capacitance. Gate voltages range 22 in which both P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have a load capacitance is from VGND+Vtn to VDD−Vtp. The range is narrower than the range of signal voltages when the latter extends from VGND to VDD. For this reason, a change in signal voltage may cause the inability to obtain a stable load capacitance value, leading to an unstable delay effect. Particularly, when the difference between the supply voltage and the ground voltage is smaller, the range of gate voltages in which both P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have a load capacitance is further narrowed to present a more unstable delay effect.
    • SUMMARY OF THE INVENTION
  • The present invention has been made in view of such a problem, and it is an object thereof to provide a delay circuit which produces a stable delay effect even with changes in signal voltage. [0010]
  • A delay circuit according to a first aspect of the present invention comprises a P-type MOS transistor for load capacitance whose gate is connected to a signal line and source and drain are connected to each other to make a source-drain, an N-type MOS transistor for load capacitance whose gate is connected to the signal line and source and drain are connected to each other to make a source-drain, first power supply means for applying a boosted voltage higher than supply voltage V[0011] DD to a source-drain of the P-type MOS transistor for load capacitance, and second power supply means for applying a substrate voltage lower than ground voltage VGND to a source-drain of the N-type MOS transistor for load capacitance.
  • In this case, it is preferable that the delay circuit further comprises means for switching between the boosted voltage higher than supply voltage V[0012] DD and a voltage equal to or lower than ground voltage VGND as a voltage applied by the first power supply means to the source-drain of the P-type MOS transistor for load capacitance, and means for switching between a voltage equal to or higher than supply voltage VDD and the substrate voltage lower than ground voltage VGND as a voltage applied by the second power supply means to the source-drain of the N-type MOS transistor for load capacitance.
  • A delay circuit according to a second aspect of the present invention comprises a P-type MOS transistor for load capacitance whose gate is connected to a signal line and source and drain are connected to each other to make a source-drain, an N-type MOS transistor for load capacitance whose gate is connected to the signal line and source and drain are connected to each other to make a source-drain, a first CMOS inverter having an output terminal connected to a source-drain of the P-type MOS transistor for load capacitance, first power supply means for applying a boosted voltage higher than supply voltage V[0013] DD to a higher potential side of the first CMOS inverter and for applying a voltage equal to or lower than ground voltage VGND to a lower potential side of the first CMOS inverter, a second CMOS inverter having an output terminal connected to a source-drain of the N-type MOS transistor for load capacitance, second power supply means for applying a voltage equal to or higher than supply voltage VDD to a higher potential side of the second CMOS inverter and for applying a substrate voltage lower than ground voltage VGND to a lower potential side of the second CMOS inverter, and switching means for applying a voltage for controlling the operations of the first and second CMOS inverters to the first and second CMOS inverters to switch between the voltage on the higher potential side and the voltage on the lower potential side as outputs from the first and second CMOS inverters.
  • The switching means preferably includes an inverter having an output terminal connected to an input terminal of one of the first and second CMOS inverters and applies a potential with a phase reversed of the other CMOS inverters. [0014]
  • In addition, the switching means may employ the inverter and a fuse, or the inverter and a resistor.[0015]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic diagram showing a conventional delay circuit; [0016]
  • FIG. 2 is a diagram showing a gate voltage range in which MOS transistors for load capacitance have a capacitance to act as a capasitor in the conventional delay circuit; [0017]
  • FIG. 3 is a schematic diagram showing a delay circuit in an embodiment of the present invention; and [0018]
  • FIG. 4 is a diagram showing a gate voltage range in which MOS transistors for load capacitance have a capacitance to act as a capacitor in the delay circuit of the embodiment. [0019]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • An embodiment of the present invention is hereinafter described specifically with reference to the accompanying drawings. FIG. 3 shows a configuration of the embodiment of the present invention. [0020] Buffer 1 and buffer 2 for driving a signal current are disposed on the input side and the output side of signal line 10. A gate of P-type MOS transistor 3 for load capacitance and a gate of N-type MOS transistor 4 for load capacitance are connected between buffer 1 and buffer 2. A source-drain of P-type MOS transistor 3 for load capacitance is connected to CMOS inverter 5. Boosted voltage Vboot higher than supply voltage VDD is applied to a source of a P-type MOS transistor of CMOS inverter 5, while ground voltage VGND is applied to a drain of an N-type MOS transistor thereof. A source-drain of N-type MOS transistor 4 for load capacitance is connected to CMOS inverter 6. Supply voltage VDD is applied to a source of a P-type MOS transistor of CMOS inverter 6, while substrate voltage Vsub lower than ground voltage VGND is applied to a drain of an N-type MOS transistor thereof. An input terminal of COMS inverter 5 is connected to resistor 8, and an input terminal of CMOS inverter 6 is connected to resistor 8 through inverter 7.
  • Next, the operation of the embodiment is described. [0021] Resistor 8 serving as means for switching a load capacitance selecting potential sets a load capacitance selecting potential at a low level. At this point, the input voltage to CMOS inverter 5 is at a low level, the P-type MOS transistor in CMOS inverter 5 is turned ON, and the N-type MOS transistor is turned OFF. Thus, the voltage at the source-drain of P-type MOS transistor 3 for load capacitance is at Vboot. Since a signal through resistor 8 is reversed at inverter 7, a signal at a high level is inputted to the input terminal of inverter 6. Therefore, since the P-type MOS transistor in inverter 6 is turned OFF and the N-type MOS transistor is turned ON, the voltage at the source-drain of N-type MOS transistor 4 for load capacitance is at Vsub.
  • In this case, a gate voltage range for allowing P-[0022] type MOS transistor 3 for load capacitance to have a load capacitance includes voltages equal to or lower than the voltage represented by Vboot−Vtp, while a gate voltage range for allowing N-type MOS transistor 4 for load capacitance to have a load capacitance includes voltages equal to or higher than the voltage represented by Vsub+Vtn. Thus, when the load capacitance selecting potential is at the low level, both P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have load capacitances to act as capacitors if signal voltages range from Vsub+Vtn to Vboot−Vtp.
  • Next, description is made for the operation when [0023] resistor 8 sets the load capacitance selecting potential at a high level. In this case, the input voltage to CMOS inverter 5 is at a high level, the P-type MOS transistor in CMOS inverter 5 is turned OFF, and the N-type MOS transistor is turned ON. Thus, the voltage at the source-drain of P-type MOS transistor 3 for load capacitance is at VGND. A signal through resistor 8 is reversed at inverter 7, and a signal at a low level is input to the input terminal of CMOS inverter 6. Therefore, since the P-type MOS transistor in CMOS inverter 6 is turned ON and the N-type MOS transistor is turned OFF, the voltage at the source-drain of N-type MOS transistor 4 for load capacitance is at VDD.
  • In this case, a gate voltage range for allowing P-[0024] type MOS transistor 3 for load capacitance to have a load capacitance includes voltages equal to or lower than the voltage represented by VGND−Vtp, while a gate voltage range for allowing N-type MOS transistor 4 for load capacitance to have a load capacitance includes voltages equal to or higher than the voltage represented by VDD+Vtn. Thus, when the load capacitance selecting potential is at the high level, none of P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have load capacitances if signal voltages range from VGND to VDD, thereby presenting no delay effect for signals.
  • Next, the effects of the embodiment are described. FIG. 4 shows a [0025] signal voltage range 12 effective for allowing both P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance to have load capacitances in the embodiment, comparing with range 22 in the prior art shown in FIG. 2. When the load capacitance selecting potential is at the low level, the range of signal voltages for allowing both P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance to have capacitances r is from Vsub+Vtn to Vboot−Vtp, which is wider than the signal voltage range in the prior art by the voltage value represented by Vboot−VDD+VGND−Vsub. Thus, the embodiment can produce a more stable delay effect for changes in signal voltage than the prior art.
  • The aforementioned embodiment provides an example in which [0026] inverter 7 is disposed between CMOS inverter 6 and resistor 8 such that P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have load capacitances when the load capacitance selecting potential is at the low level. The present invention, however, also includes a delay circuit in which inverter 7 is disposed between CMOS inverter 5 and resistor 8 such that P-type MOS transistor 3 for load capacitance and N-type MOS transistor 4 for load capacitance have load capacitances when the load capacitance selecting potential is at the high level.
  • While the embodiment employs a resistor as means for switching a load capacitance selecting potential, a fuse may be used. Another means which can switch voltages applied to the input terminals of [0027] CMOS inverters 5 and 6 may be used. When a resistor is used, a certain voltage is applied to the input side of the resistor to change the resistance value of the resistor, thereby selecting potentials applied to the input terminals of CMOS inverters 5 and 6. Alternatively, when a fuse is used, a high potential voltage and a low potential voltage are applied to the input sides of two fuses, respectively, and the fuses are switched to select potentials applied to the input terminals of CMOS inverters 5 and 6.
  • The aforementioned embodiment provides an example in which one P-type MOS transistor for load capacitance and one N-type MOS transistor for load capacitance are used. The present invention, however, also includes a delay circuit in which a plurality of one or both of two types of transistors are used. [0028]
  • In addition, the present invention includes a delay circuit in which the gate structure of a transistor for load capacitance comprises a control gate and a floating gate as in a memory cell of a flash memory, and electrons are injected into or drawn from the floating gate to change a threshold voltage of the MOS transistor for load capacitance, thereby controlling a gate voltage range for allowing the MOS transistor for load capacitance to have a load capacitance. [0029]
  • The present invention also includes a delay circuit in which ions are implanted into a MOS transistor for load capacitance to change a threshold voltage of the MOS transistor for load capacitance, thereby controlling a gate voltage range for allowing the MOS transistor for load capacitance to have a load capacitance. [0030]

Claims (8)

What is claimed is:
1. A delay circuit comprising:
a P-type MOS transistor for load capacitance whose gate electrode is connected to a signal line and source and drain electrodes are connected to each other;
an N-type MOS transistor for load capacitance whose gate electrode is connected to said signal line and source and drain electrodes are connected to each other;
first power supply means for applying a boosted voltage higher than a supply voltage VDD to the connection of source and drain of said P-type MOS transistor for load capacitance; and
second power supply means for applying a substrate voltage lower than a ground voltage to the connection of source and drain of said N-type MOS transistor for load capacitance.
2. The delay circuit according to
claim 1
, further comprising:
means for switching between said boosted voltage higher than said supply voltage VDD and a voltage equal to or lower than said ground voltage as a voltage applied by said first power supply means to said connection of source and drain of said P-type MOS transistor for load capacitance; and
means for switching between a voltage equal to or higher than said supply voltage VDD and said substrate voltage lower than said ground voltage as a voltage applied by said second power supply means to said connection of source and drain of said N-type MOS transistor for load capacitance.
3. A delay circuit comprising:
a P-type MOS transistor for load capacitance whose gate is connected to a signal line and source and drain are connected to each other;
an N-type MOS transistor for load capacitance whose gate is connected to said signal line and source and drain are connected to each other;
a first CMOS inverter whose output terminal is connected to the connection of source and drain of said P-type MOS transistor for load capacitance;
first power supply means for applying a voltage higher than a supply voltage VDD to a higher potential side of said first CMOS inverter and for applying a voltage equal to or lower than a ground voltage to a lower potential side of said first CMOS inverter;
a second CMOS inverter whose output terminal connected to the connection of source and drain of said N-type MOS transistor for load capacitance;
second power supply means for applying a voltage equal to or higher than said supply voltage to a higher potential side of said second CMOS inverter and for applying a substrate voltage lower than said ground voltage to a lower potential side of said second CMOS inverter; and
switching means for applying a voltage for controlling the operations of said first and second CMOS inverters to said first and second CMOS inverters to switch between the voltage on the higher potential side and the voltage on the lower potential side as outputs from said first and second CMOS inverters.
4. The delay circuit according to
claim 3
, wherein said switching means includes an inverter having an output terminal connected to an input terminal of one of said first and second CMOS inverters and applies a potential with a phase reversed of the other CMOS inverter.
5. The delay circuit according to
claim 3
, wherein said switching means comprise said inverter and a plurality of fuses.
6. The delay circuit according to
claim 4
, wherein said switching means comprises said inverter and a plurality of fuses.
7. The delay circuit according to
claim 3
, wherein said switching means employs said inverter and a resistor.
8. The delay circuit according to
claim 4
, wherein said switching means employs said inverter and a resistor.
US09/800,025 2000-03-08 2001-03-06 Delay circuit Expired - Lifetime US6448833B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000-062998 2000-03-08
JP2000062998A JP3586612B2 (en) 2000-03-08 2000-03-08 Delay circuit

Publications (2)

Publication Number Publication Date
US20010020861A1 true US20010020861A1 (en) 2001-09-13
US6448833B2 US6448833B2 (en) 2002-09-10

Family

ID=18582931

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/800,025 Expired - Lifetime US6448833B2 (en) 2000-03-08 2001-03-06 Delay circuit

Country Status (3)

Country Link
US (1) US6448833B2 (en)
JP (1) JP3586612B2 (en)
KR (1) KR100367312B1 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040124892A1 (en) * 2002-10-08 2004-07-01 Impinj, Inc., A Delaware Corporation Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined circuits
US6909389B1 (en) 2002-06-14 2005-06-21 Impinj, Inc. Method and apparatus for calibration of an array of scaled electronic circuit elements
US20050140449A1 (en) * 2002-10-08 2005-06-30 Impiji, Inc., A Delaware Corporation Use of analog-valued floating-gate transistors for parallel and serial signal processing
US20060236203A1 (en) * 2005-03-24 2006-10-19 Diorio Christopher J Error recovery in RFID reader systems
US20070188249A1 (en) * 2006-02-14 2007-08-16 International Business Machines Corporation Programmable capacitors and methods of using the same
US9337816B2 (en) 2014-01-27 2016-05-10 Fuji Electric Co., Ltd. Delay circuit using capacitor as delay element
CN115395943A (en) * 2022-10-26 2022-11-25 深圳芯能半导体技术有限公司 Level shift circuit and switching tube drive circuit
US11528020B2 (en) 2020-11-25 2022-12-13 Changxin Memory Technologies, Inc. Control circuit and delay circuit
US11550350B2 (en) 2020-11-25 2023-01-10 Changxin Memory Technologies, Inc. Potential generating circuit, inverter, delay circuit, and logic gate circuit
US11681313B2 (en) 2020-11-25 2023-06-20 Changxin Memory Technologies, Inc. Voltage generating circuit, inverter, delay circuit, and logic gate circuit
US11887652B2 (en) 2020-11-25 2024-01-30 Changxin Memory Technologies, Inc. Control circuit and delay circuit

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004088834A1 (en) * 2003-03-27 2004-10-14 Fujitsu Limited Varactor capacitor improving temperature variation
KR100558600B1 (en) * 2005-02-02 2006-03-13 삼성전자주식회사 Delay circuit of semiconductor device
CN101009484B (en) * 2006-01-28 2011-05-11 中芯国际集成电路制造(上海)有限公司 Novel single-end unit delay part
US8179208B2 (en) * 2007-10-23 2012-05-15 Oracle America, Inc. Interconnect for surfing circuits
CN102237675B (en) 2010-04-26 2014-07-23 鸿富锦精密工业（深圳）有限公司 Electronic device
US11264974B2 (en) 2020-03-18 2022-03-01 Mediatek Inc. Processing circuit using delay element coupled between control terminal and connection terminal of input transistor for hold time violation immunity
CN114545807B (en) * 2020-11-25 2024-03-26 长鑫存储技术有限公司 Control circuit and delay circuit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2685203B2 (en) * 1988-02-22 1997-12-03 富士通株式会社 Delay circuit
JPH0413305A (en) * 1990-05-02 1992-01-17 Toshiba Corp Delay circuit
JPH0661810A (en) 1992-08-12 1994-03-04 Hitachi Ltd Variable delay circuit and semiconductor integrated circuit device using the same
JPH0746098A (en) * 1993-08-03 1995-02-14 Nec Corp Delay circuit
US5386151A (en) 1993-08-11 1995-01-31 Advanced Micro Devices, Inc. Low voltage charge pumps using p-well driven MOS capacitors
WO1995013656A1 (en) * 1993-11-09 1995-05-18 Motorola Inc. Circuit and method for generating a delayed output signal
US5539348A (en) * 1994-03-17 1996-07-23 Advanced Micro Devices, Inc. Precise delay line circuit with predetermined reset time limit
JP3561012B2 (en) * 1994-11-07 2004-09-02 株式会社ルネサステクノロジ Semiconductor integrated circuit device
JPH10125801A (en) * 1996-09-06 1998-05-15 Mitsubishi Electric Corp Semiconductor integrated circuit device
JP3338758B2 (en) * 1997-02-06 2002-10-28 日本電気株式会社 Delay circuit
KR100428688B1 (en) * 1997-06-26 2004-07-19 주식회사 하이닉스반도체 Delay apparatus according to power supply voltage, in which paths of high power supply voltage and a low power supply voltage are implemented separately
KR100271633B1 (en) * 1997-11-01 2000-11-15 김영환 Delay circuit
KR100289385B1 (en) * 1997-12-02 2001-05-02 김영환 Delay circuit
US6154078A (en) * 1998-01-07 2000-11-28 Micron Technology, Inc. Semiconductor buffer circuit with a transition delay circuit

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6909389B1 (en) 2002-06-14 2005-06-21 Impinj, Inc. Method and apparatus for calibration of an array of scaled electronic circuit elements
US7389101B2 (en) 2002-10-08 2008-06-17 Impinj, Inc. Use of analog-valued floating-gate transistors for parallel and serial signal processing
WO2004034404A3 (en) * 2002-10-08 2004-09-23 Impinj Inc Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined
US20050140449A1 (en) * 2002-10-08 2005-06-30 Impiji, Inc., A Delaware Corporation Use of analog-valued floating-gate transistors for parallel and serial signal processing
US20050140448A1 (en) * 2002-10-08 2005-06-30 Impiji, Inc., A Delaware Corporation Use of analog-valued floating-gate transistors for parallel and serial signal processing
US7049872B2 (en) 2002-10-08 2006-05-23 Impinj, Inc. Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined circuits
US20060145744A1 (en) * 2002-10-08 2006-07-06 Impinj, Inc. Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined circuits
US20040124892A1 (en) * 2002-10-08 2004-07-01 Impinj, Inc., A Delaware Corporation Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined circuits
US20060236203A1 (en) * 2005-03-24 2006-10-19 Diorio Christopher J Error recovery in RFID reader systems
US7405660B2 (en) 2005-03-24 2008-07-29 Impinj, Inc. Error recovery in RFID reader systems
US20070188249A1 (en) * 2006-02-14 2007-08-16 International Business Machines Corporation Programmable capacitors and methods of using the same
US7358823B2 (en) * 2006-02-14 2008-04-15 International Business Machines Corporation Programmable capacitors and methods of using the same
US9337816B2 (en) 2014-01-27 2016-05-10 Fuji Electric Co., Ltd. Delay circuit using capacitor as delay element
US11528020B2 (en) 2020-11-25 2022-12-13 Changxin Memory Technologies, Inc. Control circuit and delay circuit
US11550350B2 (en) 2020-11-25 2023-01-10 Changxin Memory Technologies, Inc. Potential generating circuit, inverter, delay circuit, and logic gate circuit
US11681313B2 (en) 2020-11-25 2023-06-20 Changxin Memory Technologies, Inc. Voltage generating circuit, inverter, delay circuit, and logic gate circuit
US11887652B2 (en) 2020-11-25 2024-01-30 Changxin Memory Technologies, Inc. Control circuit and delay circuit
CN115395943A (en) * 2022-10-26 2022-11-25 深圳芯能半导体技术有限公司 Level shift circuit and switching tube drive circuit

Also Published As

Publication number Publication date
US6448833B2 (en) 2002-09-10
KR100367312B1 (en) 2003-01-09
KR20010088371A (en) 2001-09-26
JP3586612B2 (en) 2004-11-10
JP2001251171A (en) 2001-09-14

Similar Documents

Publication Publication Date Title
US6448833B2 (en) Delay circuit
US6373321B1 (en) CMOS semiconductor device
US5128560A (en) Boosted supply output driver circuit for driving an all N-channel output stage
US6639427B2 (en) High-voltage switching device and application to a non-volatile memory
US20030001554A1 (en) Internal power voltage generator
JP3832575B2 (en) Negative voltage output charge pump circuit
US8269547B2 (en) Bootstrap circuit
JP2011139403A (en) Power supply control circuit
JPH08272467A (en) Substrate potential generation circuit
US6980194B2 (en) Amplitude conversion circuit for converting signal amplitude
JP2002076882A (en) Semiconductor integrated circuit device
US8314638B2 (en) Comparator circuit
US5973544A (en) Intermediate potential generation circuit
KR100308208B1 (en) Input circuit of semiconductor integrated circuit device
US6859040B2 (en) Voltage detecting circuit
US6191624B1 (en) Voltage comparator
CN112737553A (en) Boot strap type switch
US4468576A (en) Inverter circuit having transistors operable in a shallow saturation region for avoiding fluctuation of electrical characteristics
JPH1168534A (en) High voltage drive circuit
US20030169224A1 (en) Amplitude conversion circuit for converting signal amplitude and semiconductor device using the amplitude conversion circuit
JP3641345B2 (en) Delay circuit using substrate bias effect
US20140111182A1 (en) Reference voltage generation circuit
KR20010004448A (en) An Invertor for outputting a high voltage
JP3067805B2 (en) Method of operating a circuit arrangement for switching higher voltages on a semiconductor chip
JPH0799772A (en) Booster circuit and electric-potential control booster circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HIROSE, YUKITOSHI;REEL/FRAME:011593/0562

Effective date: 20010215

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013758/0595

Effective date: 20030110

AS Assignment

Owner name: ELPIDA MEMORY, INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NEC CORPORATION;NEC ELECTRONICS CORPORATION;REEL/FRAME:014981/0119

Effective date: 20040426

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: ELPIDA MEMORY INC., JAPAN

Free format text: SECURITY AGREEMENT;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:032414/0261

Effective date: 20130726

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: PS4 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:032899/0588

Effective date: 20130726

AS Assignment

Owner name: PS5 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:039818/0506

Effective date: 20130829

Owner name: LONGITUDE SEMICONDUCTOR S.A.R.L., LUXEMBOURG

Free format text: CHANGE OF NAME;ASSIGNOR:PS5 LUXCO S.A.R.L.;REEL/FRAME:039793/0880

Effective date: 20131112

AS Assignment

Owner name: LONGITUDE LICENSING LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LONGITUDE SEMICONDUCTOR S.A.R.L.;REEL/FRAME:046867/0248

Effective date: 20180731